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ABSTRACT

Silicon carbide is a wide bandgap semiconductor that is well suited for
high power, high temperature electronic devices due to its remarkable
electronic and thermal properties. Photosensitive devices in the 6H polytype of
Sic have also been demonstrated, showing high sensitivity in ultraviolet
wavelengths near 270 nm. Furthermore, the native oxide on Sic is silicon
dioxide, meaning that SIC can be thermally oxidized to form a high quality gate
dielectric, making metal-oxide-semiconductor (MOS) devices possible. These
qualities make silicon carbide ideal for constructing UV sensitive CCD imagers.
'This work investigates the feasibility for developing imagers in Sic through the
fabrication and demonstration of a buried channel CCD linear shift array.
Several elements of the MOS field effect family were studied. With
careful surface preparation and device processing techniques, SiC/silicondioxide interfaces have been ameliorated to achieve surface state densities
below 2 e l 1 per-centimeters-squared and electron surface mobilities above 40
centimeters-squared-per-volt-second. Buried channel MOSFETs were
fabricated with ion implantation of nitrogen at elevated temperatures and have
functioned with electron mobilities in excess of 180 centimeters-squared-pervolt-second, which shows an advantage of using the buried channel structure.
Studies of capacitance characteristics of the buried channel devices hold good
agreement with a general one-dimensional depletion model. A double
polysilicon level, overlapping gate process was adapted to the SiC/MOS
system. A four phase buried channel CCD shift register was built and operated
in ,the pseudo-two phase configuration at room temperature. Device clocking
frequencies were limited to 30 kHz by slow charge readout techniques, but
higher speeds have been estimated. In this frequency range, charge transfer
efficiencies were probably dominated by carrier trapping in bulk states, which
may be present due to ion implantation. Recommendations for improvement of
device performance and methods of integrating the CCD with UV
photodetectors are given.
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CHAPTER 1

- RESEARCH OVERVIEW

AND MO'TIVATION

1 .I Introduction

Recent advances in growth techniques of wide bandgap semiconductors
(e.g., silicon carbide, gallium nitride, synthetic diamond) have stim~~lated
much
device research in these materials. The interest in refractory semiconductors
has been fueled by the need for electronics to operate under extreme
conditions such as high temperature or radiation filled environments. Presently,
6H-Sic is foremost among these new materials because of significant
improvement in substrate material quality and controlled, repeatable cherr~ical
vapor deposition of both n- and p-type single-crystal thin films [I]. The
commercial availability of quality 6H-Sic wafers has facilitated new Sic
research programs at the university level and in industrial laboratories.
The motivation for the work presented in this thesis is founded in ongoing
interests in a higher efficiency UV imager that is naturally insensitive in visible
and infrared wavelengths. The useful applications for such a device are
widespread, including astronomy and ballistic missile defense. Other wide
bandgap materials show good UV responsivities in various types of
photodetector configurations, but Sic has the best outlook for realizing a solar
blind UV imager because its native oxide is Si02, making it possible to fabricate
MOS-based CCDs. This thesis investigates the feasibility of developing
imagers in Sic by studying the fabrication, design, and operation of an ion
implanted buried channel CCD shift register.
This manuscript is divided into five basic parts. After a brief account of
Sic research and material properties, Chapter 1 presents the significant
attempts at improving UV photodetection in silicon from a historical basis. Sic
n+p photodiodes are only sensitive over a narrow wavelength range around
270 nm, so the last part of Chapter 1 postulates a novel photodetector structure
that could push the short wavelength cut-off to 150 nm. Chapter 2 outlines the

preliminary work on basic Sic MOS devices that gives a comparison between
surface- and buried-channel devices and establishes the implanted channel
process for Sic. Chapter 3 offers a brief review of the charge transfer concept
using the buried-channel CCD and discusses the pertinent issues of proper
device design. In Chapter 4, experimental results primarily show the charge
transfer concept in Sic. A four-phase linear CCD is demonstrated, and
fundamental information about the performance is provided. Finally, Chapter 5
reviews the research results and offers some information on possible
improvement in subsequent work. Some comments are given on possible
configurations for integrating this CCD with the UV photosensitive device.

1.2 Backaround

1.2.1 Silicon Carbide
Silicon carbide is a refractory semiconductor that is found in many
different close-packed structures called polytypes [I].The various polytypes
consist of stacked planes of the silicon-carbon tetrahedral basis where silicon
atoms are close-packed in two-dimensions (silicon is the larger of the two
atoms). Two-dimensional close packing of spheres gives a hexagonal net, so
stacking along the c-axis can be described in the ABC notation 121,as shown in
Figs. 1 .I (a) and 1 .I (b). There are infinitely many possible close-packing
arrangements, since each successive layer can be placed in either of two
positions. The stacking sequence of 3C silicon carbide shown in Fig. 1 .I (d) is
(...ABCABCABC...), which defines the only cubic polytype. It is seen as a
zincblende lattice when the c-axis is aligned along the (111) direction. All other
polytypes are referred to as alpha-Sic and are hexagonal (wurzite). The most
common of the a-Sic polytypes is 6H-Sic with sequence (...ABCACB...) shown
in Fig. 1 .I (c). Sirrlilar information on other common alpha polytypes can be
found in a comprehensive review of Sic properties by von Miinch [3].

(a) wurzite

(b) cubic

A B C A B C A B C

Figure 1.1
Crystal stacking of 2D close packed structures. The "C" layer can go
into either of two positions to define either a wurzite (a) or cubic (b)
lattice. Slices through the lattice along dashed lines in (a) & (b) show
the stacking sequence of the 6H and 3C polytypes. Each square,
circular, and triangular symbol represents a silicon-carbon pair in
tetrahedra. After von Mijnch [3].

Forty years of research in bulk crystal growth of Sic has led to the
Modified Lely Process [I], commonly called vacuum sublimation. This process
yields high quality substrate material of a single polytype. Adapted from the
original process developed by Lely in 1955, polycrystalline Sic at 2400 OC
sublimes and travels along controlled temperature and pressure gradients to
condense onto a mono-crystalline seed crystal at 2200 "C. Single polytype
nucleation occurs at the seed, and 25-30 mm diameter boules of singlecrystalline 6H-Sic can be achieved [4]. Bulk growth of 3C-Sic has not been

successful with this method, but device quality 4H wafers are now available.
The process takes place in a cylindrical graphite container and heating is by
RF-induction. Impurity incorporation is accomplished by adding nitrogen for ntype or aluminl-~mchloride for p-type to the ambient during growth [5]. The
commercial availability of high quality 6H-Sic 1.18 inch wafers has allowed thin
film growth and device research to mature rapidly in recent years.
Homoepitaxial growth of 6H-Sic is accomplished via chemical vapor
deposition (CVD) and step controlled epitaxy, where growth on off-axis 6H
(0001) substrates is carried out at 1200-1400 OC in atmospheric pressure using
a SiH4-C3H8-H2system. The CVD system typically used is an inductively
heated horizontal tube reactor with graphite-coated quartz tube and susceptor.
Epilayer doping is accomplished as in bulk crystal growth except that H2
bubbled through tri-methyl aluminum (TMA) or the addition of diborane (B2H6)
[6] can also be used for a p-type impurity source. Strict control of n- and p-type
impurity concentrations is provided through the method of site competition
epitaxy [7], which is based on the preferential occupation of each donor or
acceptor in the Sic lattice, depending on the Si/C ratio in the growth ambient.
Further information about the bulk growth and CVD epitaxy of Sic can be found
in the review articles by Davis [ I ] and lvanov [8] and in the references therein.
The remarkable thermal and electronic properties of 6H-Sic allow the
number of device applications of this material to be substantial. The large
bandgap 3.0 eV [3], high value of saturated electron drift velocity 2.0~107cm/s
[3], large breakdown electric field 3x106 V/cm [9], and good thermal conductivity
3.5 W/cm°C [3] provide advantages over Si and GaAs for high-power, hightemperature devices. In addition, silicon carbide can be oxidized with
techniques similar to those used for silicon to form an electrically insulating
native oxide, making metal-oxide-semiconductor (MOS) devices possible. With
the promise of duplicating silicon MOS technology for use at high temperatures,
a great deal of work has been done to characterize growth rates and quality of
Si02 on silicon carbide [ I 01-[I21. Recent advancements in MOS device
processing and characterization [13], [14] show a vast improvement of interface
characteristics over previous reports [ I 51, [ I 61.
Most of the past and present device research has emphasis on discrete
high-power devices capable of operation at elevated temperatures. The types
of transistors investigated include BJTs [ I 71, Schottky-gate MESFETs and

buried-gate .lFETs [ I 81, and inversion-type MOSFETs that have been
demonstrated up to 923K [19]. Several groups have presented UVphotodiodes with peak responsivities near 270 nm [20], [21]. The corr~mercial
production of the blue LED by Cree Research, Inc. in the late 1980s has given
SIC the most publicity as a new semiconductor material. Although there has
been a vast amount of interesting device work in 6H-Sic over the past several
years, most of the results are preliminary in nature and represent experiments
on devices with non-optimized parameters. As summarized by Neudeck [22],
much work is required to improve material quality in both bulk crystals and
epitaxial layers of Sic, and production of the high performance devices
envisioned for Sic will scale up rapidly as defect densities are reduced and
wafer sizes increase.
Despite the adolescence of silicon carbide crystal growth and fabrication
technology, device research has recently graduated to the demonstration of
both analog and digital integrated circuits that operate up to 300 "C. Work at
Purdue University has shown 6H-Sic to be a viable material in which to
develop non-volatile memories [23], and various logic functions were
implemented using an n-MOSFET enhancement-load topology [24]. An
important contribution to the realization of high temperature sensors and control
circuits came with the announcement of the first monolithic operational amplifier
in 6H-Sic [25]. The demonstration of a charge-coupled device presented in this
work also adds to the recent variety of Sic integrated circuits.

1.2.2 UV Photodetection
Detection of electromagnetic radiation in the near UV and below has
been a useful application of solid-state sensing since the late 1960s.
Astronomers were early proponents of solid-state UV photodetectors for more
compact and less expensive characterization of the heavens. Modern health
care techniques, food sterility methods, and manufacturing processes
(semiconductor fabrication is a good example) use ultraviolet light sources in
process, which must be accurately calibrated and maintained by UV-detectors.
UV non-destructive testing (NDT) for process monitoring was recently used to
control the manufacturing of sterile packaging for medical uses [26]. Other

practical uses include: a personal UV detector for monitoring sun exposure, UV
spectroscopy for material characterization, and solid state detection for
combustion control.
With the introduction of the CCD in 1970 [27], and it's quick evolution into
an optical imaging device, many scientists developed CCD-imaging for UV as
well as for the visible and infrared wavelengths. By 1976, CCDs were the
detectors of choice for terrestrial astronomical observatories. Scientists working
on the Hubble Space Telescope chose a specially designed silicon CCD
imager for UV, visible, and infrared observation of space [28]. Although silicon
devices have been used in these applications, quantum efficiency has never
exceeded 10-15% in the UV, thus requiring long integration times. This
necessitates refrigeration to suppress dark current, adding complexity and
weight to the imager system design.
The conventional photodetector is the n+p photodiode shown in Figure
1.2 (a). Radiation incident at the n+ side falls off exponentially with distance
according to the absorption constant a as shown in Fig. 1.2 (b). A
representative band diagram in Fig. 1.2 (c) shows what happens to
photogenerated electron-hole pairs. Signal current Iph arises from e-h pairs
created inside or within a diffusion length of the depletion region because the
electric field separates the carriers before they recombine. Minority carriers
generated elsewhere migrate to the surface to recombine [21] or recombine
within the quasi-neutral bulk regions [29]. At shorter wavelengths, the
absorption depths become shallower as shown in Fig. 1.2 (b), and most
photogeneration occurs near the surface of the device. Responsivity drops
because the excess carriers recombine and do not produce terminal current.
As shown in Fig. 1.3 (a), the absorption coefficient for 6H-Sic remains
relatively low in the 200-400 nm range, which has prompted many groups to
use 6H-Sic for photodiodes [20], [21]. Even the first UV-detector was made of
6H-Sic [30]. Typical photoresponse curves in Fig. 1.3 (b) compare silicon [31]
and 6H-Sic [32] photodiodes, the latter showing improved UV response.
Brown et al. reported 6H-Sic photodiodes having thinned n+ epilayers [21] in
which typical quantum efficiency (QE) values peaked at 70% around 260-270
nm. Detectors with thinner n+ emitters showed marginal improvement of short
wavelength responsivities, but QE still fell below 10% by 200 nm.

surface
recombination

Figure 1.2
Conventional photodiode structure. Terminal current arises from carriers that are
separated by the electric field in the depletion region. Other carriers are lost to
recombination. The short-wavelength cutoff in responsivity is due to shallow
absorption and surface recombination of e-h pairs.

00

200 300 400 500 600 700 800 900
wavelength (nm)
(b)

Figure 1.3
(a) Absorption coefficient vs. wavlength for silicon and silicon carbide. (b) Typical
quantum efficiencies for p-n photodiodes in these materials. Long wavelength
cutoff is due to the bandgap of each material. Short wavelength reduction in QE
is due to the increase in absorption coefficient because excess carriers
generated near the surface are lost to strong surface recombination. After [43],
[31],and [32].

Over the past 20 years, many attempts have been made to improve
sensitivity of silicon photodetectors in the 100-400 nm range. 'The best known
of these are listed in Table 1 .Ito chronicle the advancement of UVphotosensitivity to date. In 1974, Shortes et al. introduced the idea of a thinned,
backside-illuminated CCD imager to overcome absorption in the topside
metallization patterns [33]. 'This structure suffered decreased sensitivity in the
blue (420 nm) because of recombination at the back surface. A breakthrough
(for color sensitive imaging, at least) was offered by Brown et al. through the use
of transparent indium-tin-oxide gates on frontside illuminated, charge-injection
device imagers [34]. The new structure showed a 70% quantum efficiency (QE)
down to 400 nm, but dropped precipitously low below that because of
absorption in the metal-oxide gate.
Two UV-sensing ideas emerged in the late 1970s that are of importance
to this work. In 1978, T.E. Hansen presented UV sensitive photodiodes that
utilized the positive fixed oxide charge, which is intrinsic to the interface of
thermally oxidized p-type silicon [35]. The resultant surface depletion layer
prevented surface recombination of photogenerated carriers, and QEs of 5060% were maintained down to 200 nm. Then, in 1979, J. Hynecek introduced
the revolutionary virtual phase CCD technology in which one phase of a 2phase CCD had a gate electrode built into the surface [36]. This eliminated the
overlying metal or polysilicon gate and irr~provedresponsivity. Unfortunately,
,this device suffered from significant surface recombination because of the
parasitic p+n photodiode at the virtual gate, and QE fell to 31% by 400 nm. In
spite of this, virtual gate CCD technology is a standard feature of modern
megapixel color CCD imaging arrays because of higher resolution and simpler
operation [37].
Another well-known idea is the use of "downconverting" phosphors that
fluoresce in the green when excited by wavelengths below 400 nm [28]. When
the UV sensitive coating coronene was used on a backside-illuminated CCD,
QE improved to 10% in the 100-400 nm range. Also, Janesick showed that the
QE of backside-illuminated CCDs was improved through the use of backside
charging. By either "UV flooding" [38] or use of a "flash gate" [39], surplus
electrons are supplied to the outer surface to accumulate the p- surface under
the native oxide. As a result, signal electrons are rejected from the back surface
and driven towards the CCD channel, improving overall QE. Recently, J. Kothe

Table 1.1
List of the various attempts to improve UV response in silicon photodiodes and
charge-transfer devices. The three most relevant problems include surface
recombination, absorption in metal gates, and destructive interference in the
oxide layer. The shaded items have significant contribution to the Sic imager.

and W. von Munch implemented a linear array CCD that is well suited for
detecting wavelengths down to 200 nm [40]. Signal charge is integrated at a
one-dimensional array of "natural inversion layer" sensing regions and
collected under a storage-gate next to each photo-element. At the end of an
integration period, all of the collected electrons are fed via transfer gate to an
adjacent two-phase CCD for readout. -This idea works very well showing near
80% QE at 200 nm.
Overall, it seems that the concept introduced by Hansen and only
recently used by Kothe and von Munch is the most elegant and effective. An
ungated photosensing element in which a built-in electric field extends all the
way to the surface should only be limited in its short wavelength performance by
the absorption and rel'lection properties of the passivating oxide. 'The speed of
this photosensor may be hindered by lateral series resistance of the induced
inversion layer, but this potential problem may be reduced with small pixels
sizes. 'The concept of "charge-induced field" photocollection is the main idea
that would be the most useful with the 6H-Sic buried-channel CCD imager, so
a brief explanation of its principle of operation is given in the following section.
A large area photodetector would have to interdigitated.

1.3 lmprovina UV Photosensitivitv in Sic
As mentioned before, n+ emitter regions thinned to 500 A have been
used to reduce the short wavelength cutoff in 6H-Sic devices [21], [41].
However, Fig. 1.3 (a) indicates absorption depths are less than 200 A for
wavelengths below 200 nm, meaning that most electron-hole pairs are
generated much shallower than any practically thinned n+p detector can collect.
Other issues such as lateral series resistance in the emitter and nonrepeatability of thinning techniques make this structure inappropriate for use
with a CCD imager.
A structure in which the depletion region extends to the surface is
desirable for shorter wavelengths because the built-in electric field can collect
even the shallowest generated e-h pair. A typical MOS device has a depletion
region that reaches the surface, but strong absorption in metal or polysilicon
gate material prevents most light below the visible range (kc440 nm) from
penetrating into the semiconductor [34]. Surface band bending can be induced
in a p-type semiconductor without an overlying gate if fixed positive charges
exist at the oxide-semiconductor interface [35], [40]. Figure 1.4 depicts the
charge-induced depletion region of a photodetector, where fixed-oxide charge
is the cause of band bending at the surface. For sufficient fixed positive charge,
an inversion layer exists at the interface, and signal electrons can be extracted
by lateral transport to an adjacent CCD potential well [40] or to a reverse bias
pn junction [35]. The electrons cannot be lost to surface recombination because
of the deficit of holes at the surface. This design has an additional advantage
for 6H-Sic because no thermal generation (dark current) is expected due to the
wide 3 eV bandgap.
The internal quantum efficiency of this str~~cture
is expected to reach
100% due to the expedient separation of e-h pairs. Therefore, the main losses
in the total external quantum efficiency are caused by the optical properties of
the oxide. Transmissivity (T) is calculated by considering multiple reflections
and absorption in the Si02 layer [42]. Tables of optical constants for 6H-Sic
and Si02 are readily available 1431. Two examples of transmissivity of
monochromatic light through oxide layers are plotted in Fig. 1.5. The
transmission through the 20 nm oxide is flat and remains near 80% down to the

no
recombination

Figure 1.4
Schematic diagram of induced-field photocollection. Positive fixed charge in the
oxide causes a natural surface depletion region. Even e-h pairs generated at
shallow depths are separated by the built-in field at the surface. Recombination
does not occur at the depleted surface, and the wide bandgap of Sic prevents
any appreciable thermal generation that might add superfluous signal charge.

absorption edge of the 9 0 2 . 'The 10 nm curve is included to demonstrate the
effects of interference in the oxide layer. The long-wavelength cutoff of
responsivity is estimated from the curve for 6H-Sic in Fig. 1.3 (b) and plotted
with short dashes. The combined curves give an estimate of the photoresponse
for Sic. This spectral response spans more of the
of the induced field struct~~re
UV spectr~~m
than any other solid state photodetector in the literature. The
development of such a structure is beyond the scope of this thesis, but its
integration with a Sic-CCD is given in one possible scenario in Chapter 5.

1.0

~

~

~

~

!

~

~

~

~

!

8

~

~

1

!

1

r

i

~

1

!

1

1

1

r

!

GH-SIC photddiode
absorption edge

i

~

~

1

'

!

1

1

1

r

!

i

-

0.8 -................
i

.-r
.-> 0 6 -...............

I

CI

V)
V)

.-

.--.--.....
.---.............................. ..................

,
04
E

.

,
: .
: .

,

E
V)

.......-.........-

.........

-

:

t

., .
<

j

i

-......................... !. ...... j.................. j .................................... j.......-........... j ..................
,.
.,
,
:
I
;

I-

:

I

;

:

I

j

:

I

;

0.2 -................ i..., . . . . . .
I

CCI

0.0 ~
50

i

i l l ,

:

' ;
J

i
L

100

:
:
;

.
.
.

~.
I

:

.
;.....................................
.
I

....................................

:
:
:

.

:

:

,

,;

~

i

~

~

.,,

%

~

.

.

~

,

.

~

150 200 250 300 350 400 450
Wavlength (nm)
Figure 1.5

Transmissivity of monochromatic light through oxide into 6H-Sic. The
short-dashed line is the long-wavelength response of a photodiode.
The combined curves give an estimate for the spectral response of the
induced field photodiode in Fig. 1.4. The strong cutoff at 125 nm is
determined by the bandgap of Si02.
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CHAPTER 2

- PRELIMINARY WORK

2.1 Introduction
'The fabrication and characterization of diagnostic inversion- and buriedchannel devices in 6H-Sic were accomplished in the initial stage of this work.
As a result, the use of ion implantation to form an n-channel in p-type Sic was
established, and some classic MOS-related effects were demonstrated.
Charge-coupled device structures are classified into two general types:
surface-channel CCDs (SCCDs) and buried-channel CCDs (BCCDs).
Although this research is for the development of a BCCD, the results of both
inversion-channel and buried-channel gate-controlled diodes and field-effect
transistors in 6H-Sic are presented in this chapter. C-V and I-V measurements
of the inversion-channel devices are given in Section 2.2.1 for comparison to
the buried-channel devices examined in Section 2.2.2. Well established
characterization procedures are used to give important information about the
BC structure (i.e., channel mobility, pinchoff voltage, channel doping, and nlayer thickness).

2.2 6H-Sic MOS Test Devices

2.2.1 Inversion-Channel MOS Devices
Historically, the first CCDs were developed as surface channel devices
[27], so inversion-channel MOSFETs and gate-controlled diodes were
analyzed. The results presented in this section reflect the initial fabrication
efforts of this research, and therefore represent non-optimized oxidation
procedures. Nevertheless, important information about the room temperature

behavior of the Si02-Sic interface and a basis for comparison to improved
results in Chapter 5 are established from these measurements.

2.2.1.1 Gate-controlled diode
The rr~inoritycarrier generation rate in silicon carbide is very low because
of its large bandgap and the concomitantly low intrinsic carrier concentration.
Consequently, an MOS capacitor at room temperature cannot remain in thermal
equilibrium with sweeping DC bias, and the capacitance-voltage (C-VG)
response generally shows a deep-depletion characteristic when measured in
the dark [10], [ I I ] , [44]. Fig. 2.1 shows a C-VGsweep of an AI-Si02-Sic
capacitor on p-type material measured in the dark at a sweep rate of 0.1 Vlsec.
During the sweep from accumulation towards inversion, the device is driven into
deep-depletion because of the lack of thermally generated carriers. An ideal CV curve is also plotted, purposely shifted along the voltage axis, to show that it is
parallel to the data in depletion and deep-depletion. This indicates that surface
states residing deep in the bandgap are not in equilibrium with the DC bias
sweep and therefore go undetected during the measurement. In this section, a
conventional MOS gate-controlled diode is used as an external source of
inversion charge, which allows measurement of deep level surface states at
room temperature.
The Sic gate-controlled diode consists of a circular n+p diode of
gate of area 3.59~10-4cm2. The pdiameter 50 pm surrounded by an ar~~iular
type 6H-Sic (0001) substrate was doped -4~1018cm-3 and had a 3 pm
epilayer doped with Al at 2.8~1016cm-3. The n+ regions were selectively
implanted with nitrogen at an elevated temperature through a 0.9 pm
titaniumlnickel mask and a 300 A Si02 screen layer. Multiple implant energies
were used with a total dose of 5x1015 ionslcm2 to achieve a rectangular profile
of approximately 1~ 1 0 2 atomslcm3
0
to a depth of 0.55 pm. The nitrogen
activation anneal was performed in a Lindbergh tube furnace under argon with
the following thermal cycle: ramp from 900 "C to 1500 OC at 22 "Clmin, hold at
1500 OC for 12 minutes, ramp to 1100 "C at 40 OCImin. After this anneal, the
ambient was switched to dry 0 2 for a 3 hour oxidation. This sacrificial oxide
was removed with buffered hydroflouric acid (BHF) prior to a piranha-clean
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Figure 2.1
C-VG response of a Sic MOS capacitor with gate area 3.59x10-~cm2 and
oxide thickness 660 A. The ideal curve is shifted in voltage such that it
matches the data in depletion. Deep-depletion occurs because thermal
generation creates minority carriers much slower than the 0.1 Vls sweep
rate.

(1 H202:l H2S04) and a final BHF prep soak. Next, the gate oxidation was
performed in a horizontal hot wall quartz tube furnace under dry 0 2 for 21 hours
at 1100 OC to yield about 660 A of Si02. After a 30 minute anneal under argon,
the sample was removed within 10 seconds and allowed to cool in argon for 10
minutes. A 1 pm layer of aluminum was deposited by thermal evaporation onto
the backside and subsequently annealed at 1000 OC for 5 minutes. Windows
are wet-etched in the oxide, and nickel ohmic contacts were electron-beam
deposited over the n+ regions. Aluminum gates were thermally evaporated and
defined with a standard liftoff procedure.
Capacitance measurements were performed in a grounded dark box with
an HP4275 LCR meter via HPlB control. A simple voltage divider circuit was
used to bias the n+p diode during the sweeps. The C-VGcharacteristic of the
Sic gate-controlled diode is shown in Fig. 2.2 for three signal frequencies. This
device shows the peculiar "hook and ledge" characteristics that were first
reported by Goetzberger and lrvin for silicon MOS devices at 77K [45]. An
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Figure 2.2
C-VG response of the Sic gate-controlled diode at room temperature in
the dark with a drain bias of zero and a sweep rate of 0.1Vls. In inversion,
very little hysteresis is present, and frequency dispersion is due to the
resistance of the inversion channel. The hysteresis seen in depletion
and accumulation is attributed to the non-equilibrium behavior of deep
traps.

understanding of these phenomena is achieved by reviewing the nonequilibrium behavior of deep-level surface states.
The surface states are assumed to be in equilibrium with the Fermi level
(i.e., filled with holes) in accumulation at point A in Fig. 2.2. Moving towards
Fermi level due
point B, the empty states are pushed below the semicond~~ctor
to the field effect from the gate. Minority carrier electrons are absent in
depletion, so electron capture into these levels is not probable. Emission rates
for holes are drastically reduced for traps removed from the valence band edge
[46], so only states near Ev will equilibrate via hole emission into the valence
band, and the rest of the surface states swept out from A to B remain empty.
The deep-depletion "hook" portion between points B and D in Fig. 2.2 is
a direct result of surface states. The semiconductor surface reaches strong
inversion at point B, but the low-frequency response does not appear because
of a barrier to electrons at the edge of the n+ island [45]. Electrons from the n+p
junction are trapped in surface states adjacent to the n+ island, resulting in a

reduced surface potential near the junction that is a barrier to further electron
flow. This disconnects the inversion layer under the center of the gate from the
n+ island, and the center part of the MOS capacitor goes into deep depletion.
Finally at point C in Fig. 2.2, the surface states in the barrier region are
completely filled, the barrier region inverts, and electrons flow into the region
beneath the gate. The total number of surface states can be roughly estimated
from the voltage shift from B to D as

where Coxis the capacitance per unit area in accumulation. -The voltage shift in
Fig. 2.2 yields an N,Tof about 4x1012 cma. From D to E, the low-frequency
capacitance is observed because the density of inversion electrons varies with
the AC signal due to efficient supply from the drain [47]. The frequency
dependence in inversion is due to the finite conductivity of the inversion
channel and the associated RC time constant.
The sweep from inversion back to accumulation reveals the ledge feature
of the C-VG response. The ledge has also been reported in Sic MOS
capacitors where photo-generation is used as a source of minority carriers [ I 01,
[I
21. As the gate voltage is reduced from E to D, inversion charges exit through
the adjacent n+ island, and the surface remains in equilibrium. Depletion is
reached at point D, and the bands begin to unbend back towards flatband.
During this time, the occupied surface states move above the Fermi level, but
the electrons cannot emit and follow the DC bias sweep. The charge
occupancy remains close to the value it had at point D, so the voltage shift (AV)
hole
seen in the C-VG curve is constant from D to F. At point F,the s~~rface
concentration becomes appreciable, and the surface states begin to equilibrate
by hole capture.
Past point G there is a residual voltage shift, which is not present for
silicon gate-controlled diodes [45]. The direction of this shift is indicative of
charge trapping in slow traps in the bulk oxide near the interface. These have
been postulated as due to the incorporation of aluminum into the Si02 during
oxidation [48], [49], but recent results by Shenoy et al. [13] debunk that
assumption and attribute the presence of near-interface oxide traps to improper
cleaning and oxidation techniques. Results of improved interfaces are

Gate Voltage (V)
Figure 2.3
Response of the Sic MOS gated diode as a function of drain bias at room
temperature in the dark. The sweep rate is 0.1 Vls, and the
measurement frequency is 20 kHz. A reverse bias at the n+p junction
causes a delay of inversion, as expected in these devices.

presented in Chapter 5 in a discussion of the proper fabrication of polysilicongate field-effect devices in SIC.
Fig. 2.3 shows the C-VG response of the gate-controlled diode for three
additional drain biases. A positive bias VD at the n+ island reduces the electron
quasi-Fermi level in the depletion region under the gate [47]. As a result,
inversion is delayed until the surface potential (in the barrier region) reaches
2$f+V~,where $f is the bulk Fermi potential of the p-Sic. This shows the
usefulness of the SGCD for investigating deep depletion characteristics, which
are necessary for operation of a surface channel CCD.

2.2.1.2

Inversion-channel MOSFET

Although the MOS capacitor and gate-controlled diode are very useful for
analyzing the behavior of the oxide-semiconductor interface, it is the MOS
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p-epi~ayer
Figure 2.4

Schematic cross-section of a circular inversion-channel MOSFET. This
structure is fabricated with the same steps used for the SGCD. The n+ island is
about 0.55 pm deep with doping ~ ~ > cmw3.
1 0Oxide
~ thickness
~
is 660 A.

transistor which has the most practical use. The inversion-channel MOSFET
(also known as an enchancement-mode device) is the primary building block in
silicon integrated circuit technology. This device is also a useful tool for
analyzing transport behavior at the oxide-semiconductor interface, which is of
primary concern when considering surface-channel CCDs.
A set of circular enhancement-mode MOS-transistors with gate lengths 5,
10, and 20 pm were fabricated on the same sample that contains the gatecontrolled diodes. Fig. 2.4 shows a cross section of the circular transistor where
the channel dimensions are defined by an inner radius ri and a radial channel
length Lr. In the usual convention, measurements were performed with the
source terminal at ground potential and gate, drain, and backplane voltages
referred to the source. Room temperature measurements were taken under
probe test and recorded with an HP4145B Semiconductor Parameter Analyzer.
The output characteristics of the enhancement-mode transistor in Fig. 2.5
show good saturation and a positive threshold voltage. The effective mobility of
vs. VGS plot in Fig. 2.6 to be
the MOSFET is found from the slope of the IDS
about 20 cm2/Vs, which is corr~parableto values measured for other 6H-Sic
inversion-layer devices [50]. The channel transconductance at low drain bias is
10 pS/mm , and the threshold voltage is 4 volts. Note that the current in Fig. 2.6
deviates from the linear model at large gate voltages due to mobility
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Figure 2.5
Output characteristic for a 5 pm circular enhancement-mode MOSFET at
room temperature in the dark. Oxide thickness is 660 A.

degradation and series resistance [46]. The former effect is a primary problem
in Sic surface-channel NMOS devices because of the interfacial fixed oxide
charge.

2.2.2 Buried-Channel MOS Devices

Reduced mobility of carriers in an inversion-layer is an inherent limitation
on the performance of surface-channel CCDs because the three charge transfer
mechanisms of a CCD,
(a) drift due to self-induced field,
(b) drift due to fringing field, and
(c) thermal diffusion
are heavily dependent on mobility [51]. Charge transfer efficiency at higher
clock speeds can be adversely affected in a SCCD with poor interface transport
qualities. At lower frequencies, trapping at interface states limits transfer

,

0

4

8

12

16

20

Gate Voltage (V)
Figure 2.6
Linear region characteristic for the 5 pm circular enhancement-mode
MOSFET of Fig. 2.4. Sublinear current at high gate biases is caused by
mobility degradation and high series resistance.

efficiency and causes an undesirable image smear 1521. Accepting that surface
niobilities must always be lower than bulk mobilities and that surface states are
always present, early silicon CCD designers solved the problem with the
buried-channel CCD [53]in which carrier action takes place away from the
interface. By forniing a channel of doping opposite that of the substrate under
tlie oxide, a potential well inside the bulk is created where carriers congregate.
As a result, transport of signal charge is not impeded by surface scattering, and
higher transfer efficiency is attained. An additional advantage is lower noise
because of the absence of interaction with surface states. For these reasons,
the buried-channel structure is used in most charge-transfer applications today,
and is the backbone of modern silicon CCD imaging technology.
lniportant properties of the 6H-Sic bulk transfer device can be
investigated using MOS capacitors and field-effect transistors that have a
shallow buried n-layer between oxide and p-epilayer. In this section, the
buried-channel gate-con'trolled diode (BCGD) and the buried-channel MOSFET
(BC MOSFET) are used to determine the inipurity concentration and thickness
of the buried n-channel as well as majority carrier bulk mobility. Additional

information about channel potential rr~inimumand its location is extracted for
various applied biases. These parameters are useful for designing, modeling,
and selecting proper operating conditions of the BCCD.

2.2.2.1 Buried-Channel Gate-Controlled Diode
The cross-section of the buried-channel gate-controlled diode (BCGD) is
shown in Fig. 2.7 (a). Note that the n-type channel extends beyond the gate by
10 pm on all sides. This device was fabricated in 6H-Sic with procedures
similar to those used for the inversion-channel devices described previously.
The n+ sourceldrain regions were implanted into a p-type epilayer with an
acceptor concentration of 1x1016 cm-3. Multiple nitrogen implants were used to
produce a nearly uniform channel with an intended doping of 3x1 017 cm3 and a
in SIC [3], [65], the
depth of 0.25 pm. Due to the low rates of dopant diffusio~~
as-implanted distribution remained essentially constant through subsequent
high-temperature steps. Both implants were activated at 1550 "C, after which
the gate insulator was grown with a 5.5 hour wet oxidation at 1150 "C and a
subsequent 30 minute argon anneal. Surface preparation included a clean in
organic solvents, followed by a soak in "piranha" (1 H202:l H2S04) and a final
BHF prep soak. The resultant oxide thickness is 736 A, determined ,from the
accumulation capacitance of an MOS capacitor. Substrate and n+ contacts
were formed as before. The gate metal was deposited as 500 A of chromium
with a 2000 A gold overlayer.
The band diagram of the buried-layer structure is shown in Fig. 2.7 (b). In
this device, the n+ contact to the buried layer is used to control the channel
potential @chand monitor the gate-to-channel capacitance. In accumulation and
depletion, the gate-to-substrate capacitance of this device can be explained
with conventional n-type MOS theory because the pn-junction capacitance is
shorted to AC ground through the drain. In the punch-through mode, where the
channel becomes completely depleted of carriers, the channel is de-coupled
from the AC ground at the drain, and the pn junction capacitance is in series
with the MOS capacitor [54].
The measured 10 kHz gate-to-substrate capacitance for different diode
voltages is plotted with solid lines in Fig. 2.8 for a 200x200 pm BCGD. These

p-Sic

'

Lbutied nchannel

Figure 2.7
(a) Schematic cross section of the buried-channel gate-controlled diode formed
by ion implantation. The 200x200 pm gate extends over the channel region only.
(b) Band diagram along the vertical dashed line in (a) showing the potential well
created by the n-channel.

room temperature measurements are obtained in the dark at a gate bias ramp
rate of 0.25 Vls. The surface is in accumulation for VG>VD+VFB,where the
measured capacitance per unit area is equal to Cox. Decreasing the gate
voltage VG below VD+VFBcreates a surface depletion layer that adds a
depletion capacitance in series with the oxide capacitance. A plot of (A/C)2 vs.
VG is linear in the depletion portion of each curve, indicating a uniform doping of
4.9~1017cm-3. The flatband voltage (for VD=O) is 9.5 V.
If the gate voltage is decreased with VD=O, the surface goes into deepdepletion before inverting. This behavior is typical of an MOS structure that
contains deep-level interface states that cannot stay in equilibrium with the
sweeping gate bias [16]. In Fig. 2.8, the reverse and forward sweep is shown
for VD=O to illustrate the hook and ledge phenomena as seen in Section 2.1.1.1
for the 6H-Sic inversion-channel GCD. The total number of surface states over
the majority of the bandgap is again 4x1012 cm-2, determined from the
magnitude of the voltage shift AV. Evidence of such a large surface state ledge
indicates an instability of CCD operation at room temperature, unless bias
values are limited to prevent holes at the surface.
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Figure 2.8
Gate capacitance of the buried-channel gate-controlled diode for
different diode voltages. The solid curves are taken at room temperature
in the dark at a frequency of 10kHz. Gate area is 4 x 1 0 ~
cm
~2, channel
m - oxide
~ , thickness is 736 A
doping is 4 . 9 ~ 1 0 ~ ~ cand

For sufficient positive diode bias, the surface depletion region merges
with the junction depletion layer before inversion occurs. The punch-through
condition is seen in Fig. 2.8 by a precipitous drop in capacitance. Punchthrough isolates the channel from the drain, so the capacitance measurement
must include the junction depletion capacitance in series. 'The total capacitance
per unit area just after punch-through is given by

where
and

The channel thickness is the j~inctiondepth of the shallow n-layer, and Xn and
xp are the n- and p-side depletion widths of the junction, respectively. With a
completely depleted channel, the potential distribution under the gate is

independent of VD and controlled by the gate voltage only. Further decrease in
gate voltage causes a decrease in the p-side depletion width, and the total
capacitance increases slowly in punch-through. A plot of (A/C)2 vs. VG for the
data in the punch-through regime is linear and gives a p-epilayer doping of
about 1XI
016 cm-3.
Moving negatively along the gate voltage axis, the capacitance reaches
a local maximum. At this point, the potential minimum of the channel becomes
sufficiently reduced with respect to the substrate, allowing holes to flow towards
the surface. These minority-carrier holes empty the deep-level interface states
of their trapped charges. Thus, the device experiences a flatband shift, as in the
hook section of the VD=O curve. Inversion occurs after all of the surface states
are equilibrated, and the capacitance rises towards Cox. The supply and
removal of holes in the inversion layer cannot efficiently follow the 10 kHz probe
signal, and the capacitance does not saturate before the end of the sweep.
is plotted in Fig. 2.8 with a dashed
A C-VG sweep at 1 MHz and V D = I ~ V
line to demonstrate the effects of test frequency on the measurement. In
depletion and accumulation, the capacitance is reduced by the resistance of the
channel. After inversion, the HF capacitance saturates even more slowly than
at 10 kHz, further demonstrating the inefficient supply of holes from the
substrate.
The electrostatic potential minimum #min and its location Wmjnin a
depleted channel are important parameters for describing the operation of
buried-channel devices. #min is the channel potential at punch-through, which
is equal to the diode potential VD plus the built-in voltage Vbi between the
channel and substrate. Wminis calculated by [54]

where Cp is the gate capacitance just before punch-through. Experimental
values of Wminand #min are found from the knee of each curve in Fig. 2.8 and
plotted versus gate voltage in Fig. 2.9. Two sets of data points are plotted for
each ordinate in Fig. 2.9 to represent the uncertainty in choosing the punchthrough voltage Vp and capacitance Cp. Note that Wmjndoes not change
significantly over the range of diode voltages used, as expected from the

o

measured

Gate Voltage (V)
Figure 2.9
Channel potential and surface depletion width versus gate voltage for the device
in Fig. 2.7. The duplication of data for each parameter represents the
uncertainty introduced when graphically choosing the values for Cp and Vp.
The theoretical curves are calculated using VFB =9.5 V, NO =4.9x1o1 cm-3, NA
= 1 x l 0 cm3,
~ ~ tox=736 A, and xj=0.16 pm.

relatively high impurity concentration in the channel. Theoretical curves for
are calculated from a standard potential distribution model [55]
Wminand
and plotted with the data in Fig. 2.9. 'The relevant device parameters used for
the calculations are Vm=9.5 V, tm =736 A, q=0.16 pm, ND =4.9x1017 cmB, and
NA=I XI
016 cm-3. The agreement between measured and calculated data is
excellent.

2.2.2.2 Buried-Channel MOSFET
The transport capabilities of a buried-layer structure are of primary
interest to the design of buried-channel devices. Electron mobility and
transconductance are best investigated with current-voltage measurements of a
buried-channel MOSFET. Depending on the bias conditions, four general

operating modes are possible: accumulation, depletion, pinchoff, and
inversion. However, the device is normally used only in the depletion and
pinchoff modes in CCD applications. Fortunately, the current-voltage models
and parameter extraction techniques for these modes have been extensively
developed [56]-[59]. In the following section, a Sic BC MOSFET is analyzed to
determine electron mobility in the channel pn and the channel thickness q.
The 6H-Sic BC MOSFET is fabricated during the same processing run
as the BCGDs in the previous section. Two n+ islands on opposite sides of the
n-channel are used for source and drain contacts, and test devices of circular
geometry are investigated. Figure 2.10 shows a representative cross-section of
the circular BC MOSFET. The source is held at the ground potential so that the
gate bias VGS,drain bias VDs, and substrate bias VBSare all referenced to the
channel potential at the inner radius, r=ri. Note that this configuration is different
.fromthat of the BCGD measurement (cf. Figs. 2.7 and 2.10), where the substrate
is grounded. From the C-V characterization of the GCD, we know that the
doping concentration of the channel ND is 4.9~1017cm-3, VFBis 9.5 V, and
inversion occurs before punch-through unless the channel to substrate jl-~nction
is reverse biased. The last item indicates that the current of the BC MOSFET is
not expected to turn off without the application of a negative backgate bias

Figure 2.10
Schematic cross section of the circular buried-channel MOSFET. The
channel has an inner radius of rj, radial length Lr, and junction depth xj.
The drain, gate, and backgate biases are referenced to V=O at r=ri. The
channel and substrate have doping concentrations of N~ =4.9x101 ~ m - ~
and NA =1xlol ~ m -respectively.
~ ,
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Figure 2.11
Drain current versus drain voltage for a circular BC MOSFET with ri=45
pm and Lr=20 km. The effective channel width is 283 pm. The current is
measured at room temperature in the dark at a substrate bias VBS =-5 V.

(VBS cO), categorizing this device as a deep-depletion MOSFET 1571.
The room temperature output characteristic of a circular transistor with
channel inner radius 45 pm and channel length 20 pm is given in Fig. 2.1 1.
Since the C-V data in Fig. 2.8 indicates that a channel-to-substrate bias of at
least 3 V is necessary to punch through the buried channel, the data in Fig. 2.1 1
are measured with a VBS=-5 V. Note that the gate voltages are below VFB , so
the current in Fig. 2.1 1 represents operation in the depletion mode. The
transistor shows good saturation characteristics at the more negative gate
voltages. At a gate voltage more negative than -16 V, the channel becomes
completely depleted of mobile carriers, and the drain current is pinched-off.
The current of the circular MOSFET for V ~ s = 5 0mV is plotted versus VGS
in Fig. 2.12 for eight values of back-gate bias (AVBS=-3 V). As expected, the
current cannot be turned off by the gate voltage unless a VBSCOis applied. In
fact, the current increases for VBS=O and -3 V because the device enters the
inversion mode, at which point a shift in flatband voltage occurs as in the hook
portion of the C-V curve in Fig. 2.8. The surface depletion width shrinks in
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Figure 2.12
Drain current versus gate voltage for the circular BC MOSFET in Fig.
2.10. This device operates as a deep-depletion MOSFET because it
cannot be turned off without a backgate bias.
Maximum
transconductance at low VDSis 10 pS/mm.

response to the change of interface state occupancy, which increases the
in the
effective channel thickness and conductance of the channel. CI-~rrent
inversion mode remains fairly constant because the gate voltage only
modulates the surface depletion width W by a minute amount [60]. The
maximum transconductance at low drain bias is 10 pS/mm in this device.
In the buried-channel MOSFET, the active channel thickness varies
along the length of the device. In the depletion mode of operation, where
V~CVGSCVFB,
the channel thickness tc at a point along the radial direction is
equal to the metallurgical junction depth 3 minus the surface depletion width W
and the n-side depletion of the channel-to-substrate junction xn,

For sufficiently low drain voltages, however, the channel thickness does not
vary appreciably along the radius, and the channel can be simply treated as a
cylindrical annular resistor of constant thickness tc, inner radius ,ri, and radial

length Lr. Using the depletion approximation and solving Poisson's equation in
one dimension, Wand xn are expressible as [55]

where Vbi is the built-in potential of the channel-to-substrate junction, and NA
and ND are the substrate and channel doping concentrations, respectively. tbx
is an abbreviation for KstoxlKoxwhere Ks=IO [3] and Kox=3.9 [60] are the
relative dielectric constants for 6H-Sic and Si02, respectively. The resistance
of an annular resistor of thickness tc is [61]

where pn is the electron mobility in the n-channel, and rich is the electron
concentration in the undepleted part of the channel. Note that nCh will be less
than ND if the dopant atoms are not completely ionized at the temperature of
interest. Finally, the drain current of this circular device is given by the ratio of
the drain voltage and the resistance in Eq. (2.8),

Equation (2.9a) is also valid for a linear transistor of length L and width Zfor
which K becomes

An analytical expression for the pinchoff voltage is obtained frorr~(2.5)(2.7) by setting the channel thickness to zero,

where

Ci is the channel capacitance per unit area given by Kscolq. By

a s s u r r ~ i ~ND
g >> NA,(2.10) simplifies to

From Eq. (2.1 I ) , a plot of Vp versus

-\j(vbi- V B s ) is linear, and the slope and y-

intercept give the metallurgical junction depth and channel doping, respectively.
For each curve in Fig. 2.12, Vp occurs where the current drops to zero.
These values of Vp are plotted versus

d(vbi- VBs )

in Fig. 2.13. The slope of a

linear fit gives a metallurgical junction depth xi equal to 0.16 pm. With the
previously determined value of VFB=9.5 V and the y-intercept of -27.29 V, the nchannel doping concentration is calculated to be 4.7~1017cm-3. This value of
N ~ i in
s good agreement with the differential capacitance result presented in the
previous section. The total dose, given by the product No?, is also very close to
the intended value of 7.5~1012cm-2.
Evaluation of (2.7) and (2.9) suggests that the mobility-colicentration
product (nchlr, ) can be estimated from the slope of an los vs.

d(vbi- VBS) plot.

The channel mobility can then be extracted if rich is known. In 6H-Sic, the
nitrogen donor level is 84 meV below the conduction band [62]. Consequently,
not all the nitrogen donors are ionized at room temperature, and the bulk carrier
concentration is less than the doping concentration, rich <ND. The electron
density can be calculated by employing Fermi statistics and the condition of
charge neutrality in the semiconductor bulk [63]. Assuming a do'nor state
degeneracy of two (gd=2), a six-fold symmetry of conduction band minima
(Mc=6), and an electron effective mass of 0.45mo [62], roughly 70% of the
nitrogen donors are ionized at a doping concentration of 4.9~10'17cm-3.
'Therefore, the actual number of mobile carriers in the implanted channel is only
3.4~1017cm-3.

A plot of l ~ s v e r s u s

is shown for the Sic BC MOSFET in

Fig. 2.14 for several values of gate voltage, a drain voltage of 50 mV, and a
built-in voltage of 2.65 V. 'The solid line represents the flatband voltage of 9.5 V.
Below this line, the device operates in the depletion mode. Therefore, electron
mobility is calculated from (2.9) and the slope of the linear data with

Below flatband, the mobility increases monotonically from about 140 to 180
cm2Ns with decrease in gate voltage. The simple current model in (2.9)
assumes that electrons experience only bulk mobility, even for the smallest
surface depletion widths. However, even though the majority carriers are
confined from the surface by the built-in electric field of the surface depletion,
interaction with fixed charges at the surface is still possible for depletion widths
of several hundred angstroms. With increased depletion width, the carriers
experience less scattering, and the experimentally measured mobility
increases. Another possible reason for the decrease in extracted mobility is the
effect of series resistance on the measurement for higher values of drain
current. The largest value of mobility is comparable to electron mobilities
previously quoted for Sic epitaxial JFETs [8], 1181 of the same doping
concentration. However, 180 cm2Ns is 30% lower than recently reported Hall
mobilities on epitaxial 6H-Sic [64], also for the same donor concentration.
Since Hall mobilities are consistently higher than values extracted from FET
current measurements, it is unclear whether the channel mobility extracted
above is lower because of implantation or because of an artifact of the two
different measurements.

2.3 Summary and Conclusions
In order to compare surface-channel and buried-channel structures in
6H-Sic, inversion-channel and buried-channel MOS devices have been
fabricated by ion implantation and thermal oxidation. Gate-controlled diodes
and MOSFETs are used to determine mobility, doping, and surface state charge
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Figure 2.13
Pinch-off voltage versus

-\J(vbi
-VBS)

from the data of Fig. 2.12.

Junction depth xj=0.16 pm is extracted from the slope, while channel
doping Ng =4.7x1017 ~ mis -found
~ from the y-intercept, confirming a
built-in voltage of about 2.65 V.

as well as threshold voltage, transconductance, pinchoff voltage, and flatband
voltage.
The 6H-Sic MOS capacitor at room temperature operates; much like a
silicon device at 77K. Surface centers that reside deep in the 3.0 eV bandgap
of this material cannot respond to sweeping gate bias because of the slow
emission rates. When the n+p junction of a gate-controlled diode is used as a
source of inversion charge, the surface state density of this devic:eis found to be
about 4x1012 cm-2. The low-drain-bias current response of an inversionchannel MOSFET offers additional information about the SiC-Si02 interface.
Typical electron surface mobilities of 20 cm2Ns are obtained frolm the linear
portion of this measurement, and the transconductance for a circular device of 5
pm length is 10 pS/mm.
The buried-channel MOS devices presented here are the first to be
reported for the 6H polytype of Sic. The C-V characteristics clearly show four
regions of operation: accumulation, depletion, punch-through, and inversion.
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Figure 2.14

Drain current versus

for several gate voltages and Vbj

=2.65V. Specific values of VBS are shown at the top of the diagram.
Flatband is represented by the solid line. In depletion, the channel
mobility increases with decreasing VG from 140 to 180 c m 2 ~ s .

The electrostatic potential minimum @

i n and its

depth from the surface Wminare

calculated from the punch-through conditions at each diode voltage. These
values correspond well to those calculated with a one-dimensional depletion
model.
The 6H-Sic BC MOSFET is characterized with a simplified drain current
expression to extract information on the implanted channel. The variation of
pinchoff voltage with respect to substrate voltage allows us to calculate a
channel doping of 4.7-4.9~1017cm-3 and a metallurgical junction depth of 0.16
pm. The mobility of electrons decreases from 180 cm2Ns far into the depletion
mode to 140 cm2Ns near flat band. The electron mobility in these implanted
channel MOSFETs is comparable to those in epitaxial channel JFETs for the
same doping.

CHAPTER 3

- PRINCIPLES

OF CCD OPERATION AND DESIGN

Demonstration of the various Sic field effect devices in Chapter 2
establishes a baseline fabrication process and characterization procedure for
more complicated MOS devices such as the CCD. It would seem that a mere
extension of these techniques could be applied to design, fabricate, and
operate a textbook example linear shift array. The classic charge-coupled
device, first fabricated in silicon at Bell Labs over twenty years ago [27], [53],
has been meticulously investigated and improved upon. Also, th~eoperation of
the CCD is well I-~nderstood,and it now serves as an excellent example of
advanced MOS semiconductor devices in silicon [52]. Therefore, duplicating
the CCD in Sic presents a well-known example of a charge transfer device and
gives a sound basis for further development of an imager. Unfortunately, the
physics of such a device, whether a surface channel or buried channel, cannot
be oversimplified when investigating this technology in a different material
system. In addition, because of the relatively young state of silicon carbide
fabrication technology, many special considerations must be taken in order to
make the device.
In the following chapter, an overview of charge-coupled device
fundamentals is given. In many texts and review papers describing CCD
technology [31], [66], discussions focus on the physics of the surface channel
device (SCCD) with only brief coverage or short, analogous references made to
the buried channel device (BCCD). This is mainly due to the simpler nature of
the SCCD and the fact that basic operation techniques can apply to both
devices. Some scientific papers have examined specific problerns to consider
when designing the BCCD [33], [39], [67], [78]. 'The purpose of Chapter 3 is to
address these problems and present special information pertaining to the Sic
BCCD. The bulk of Section 3.1 contains the more general aspects of the CCD,
including a standard device description and a detailed discussion of the typical
one dimensional model used for analysis. In Section 3.2, this model is used to

consider design concepts such as operating voltages, dynamic range of charge
capacity, breakdown 'field limitations, and preventing weak inversion at the ntype surface.

3.1 Buried-Channel CCD Fundamentals
The following introduction to the buried-channel CCD includes many
aspects of the fundamental operation of the CCD, including charge
confinement, signal charge injection and readout, and charge transfer. Many of
the main concepts are drawn from authoritative references in the field, Schroder
[52], Kim [66], and Hobson [67].

3.1.1 Device Description
The construction of a BCCD can be likened to that of a long buriedchannel MOSFET with a series of separate gates, as shown in Fig. 3.1 (a) (cf.
Fig. 2.10). Instead of a continuous flow of carriers from source to drain, a packet
of charge is shifted froni input to output by switching the most positive voltage to
each successive gate. The gates along the device are interconnected in a
periodic manner to form the phases of the CCD. As will be explained later in
this section, the chosen interconnect scheme designates the number of clocking
voltages required to sustain a unidirectional transfer. The device in Fig. 3.1 (a)
is, of course, a four phase structure. This idea of having a switched analog shift
register served as the original concept for which CCDs were developed [73].

3.1.1.1 Charge Confinement
Recall from Section 2.3 that an n-channel between oxide and p-type
substrate serves to form a potential well for electrons away from the surface. A
positive voltage Vch applied to the n-layer reverse biases the PN junction and
the s~~rface
under ,the gate, causing the two opposing depletion widths to
spread into the n-layer. For Vch sufficiently high, the channel becomes

completely depleted as shown in the band diagram in Fig. 3.1 (b) and under
phases (Dland (D3in Fig 3.1 (a). A signal charge packet introduced into the
device alters the band diagram as shown in Fig. 3.1 (c). The charge under Q2
or Q4 in Fig 3.1 (a) is simply an undepleted portion of the well that is vertically
confined from the surface. Tlie charge per unit area (CIcm2) is defined as the
undepleted thickness multiplied by the carrier density in the channel times the
unit of electronic charge,

'The channel regions towards the center of the CCD are electrically
decoupled from the external terminal voltages at input and output:. Therefore,
the vertical potential distribution ~ ~ n dae given
r
phase is a function only of the
phase voltage and the amount of charge contained in the well. This is the basic
operating principle of the CCD and will be investigated later to aid in explaining
the physics of the device. Fig. 3.2 (a) shows several possible vertical potential
distributions under the phases in Fig. 3.1 (a). The curves are shown with
electrostatic potential as positive downwards in order to facilitate the common
analogy of potential wells; electrons in a potential well are likened to water in a
bucket. The dashed line exhibits the empty potential well under (Dland Q3
when at zero gate voltage, and the two solid curves represent the profiles under
Q2 at a positive voltage with (upper) and without (lower) signal charge.
Fig. 3.2 (b) introduces the potential minimum diagram, also called the
channel potential diagram, which is instrumental in visualizing the influence of
phase voltages on the lateral potential minimum in the channel. Corresponding
to the vertical potential wells plotted in the adjacent figure, the potential
phases, forming a well also
minimum under (D2 is "lower" than the s~~rrounding
in the lateral direction (y-direction). In this way, a charge packet is confined in
the potential well that is formed by the three phases. The solid lines in the
potential minimum diagram represent zero charge under the phase. The
addition of charge (denoted by the shaded region) ,fills the well and reduces the
potential. Note that the potential distribution under (D2is changed significantly
when charge is present in the channel.
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Figure 3.1
Schematic cross section of a four phase buried-channel CCD. The n-layer
between oxide and p-layer in (a) forms a potential well for electrons, shown in (b)
and (c). A fully depleted layer (b) has zero signal charge. A charge packet raises
the potential well minimum in (c).

T

potential

Figure 3.2
Charge confinement by three phases in a BCCD. Phase voltage and stored
charge modify the vertical potential distributions in (a). The potential minimum
diagram in (b) shows the lateral confinement of the charge packet.

Figure 3.3
A crude three-dimensional (3D) view of the general CCD structure. Charge is
confined in the lateral z-direction by the reverse biased PN junction. The total
amount of charge in a packet is QN =ZLQn(C).

A rudimentary 3-dimensional picture of the basic CCD structure is shown
in Fig. 3.3. It shows that lateral confinement in the z-direction is maintained by
the reverse biased PN junction. The gates of the CCD must extend past the nchannel in order to ensure pinchoff of the entire width. The total amount of
charge under a given phase is approximated as the product of charge density
and electrode area over the channel, QN=ZLQ~.The existence of a parasitic
surface channel CCD at the edges of the n-channel can be prevented with a p+
channel stop implant (not shown), which are generally used to make the psurface insensitive to the fixed oxide charge and any mobile surface
contamination. Using the "chan-stop" alone causes an unacceptable increase
in stray wiring capacitance, so a thick field oxide can also be used outside the
channel area. In Si, local oxidation or LOCOS [68] is commonly used to
selectively grow thick oxides, but initial attempts with the LOCOS technique in
Sic have seen marginal success [69], [70].

3.1 .I .2 Charge Transfer
Given that the charge packet is confined properly under a single CCD
phase, charge transfer along the device is accomplished by proper sequencing
of the phase voltages such that the potential well in Fig. 3.2 (b) moves from
input to output. In certain implementations of the BCCD, charge transfer is
likened to the wavelike action of peristalsis in organs of the body [71], [67].
Generally, overlapping clock waveforms are needed with a three phase CCD in
order to guarantee unidirectional charge transfer. This action is demonstrated
in the potential minimum diagrams in Fig. 3.4. Given a charge packet u~nderQ2,
a barrier against backwards flow is maintained by a low potential under 0,.
The charge moves forward after an abrupt reduction in the barrier under
(i.e., the voltage on
is clocked more positive). In a scheme called push
clocking [72], a slow fall time on the clock of
pushes the entire amoL~ntof
In general, the clock transition on the
charge into a potential under
receiving well can be abrupt, but the sending well must by raised slowly to
prevent any charge from spilling backwards over the barrier [67].
The number of phases required to confine a charge packet (without
backwards transfer) defines a stage of the CCD. The clocks are synct-~ronized

a3

a3

a3.

Figure 3.4
Pictorial of charge transfer in the 3 phase CCD with the overlapping
waveforms that demonstrate push clocking.

to transfer the charge through the entire stage in one clock period. So, in the
three phase device, the charge packet is moved three times before the next
period begins.
The drawbacks of the three phase structure are, of course, the number of
clock signals required and the relative complexity of waveforms needed for
push clocking. Unidirectional transfer of charge can be cleverly achieved with a
two phase structure if a potential well asymmetry is incorporated under each
phase such that a well is formed in the direction of charge transfer. The VGVS.
relationship is altered under one half of each phase by using a different
oxide thickness [73]or implanting impurities [74]so as to form a barrier on the
input side. In tlie case of a BCCD, a thinner oxide or implanted donors are used
to create a barrier under part of each gate. Although these methods add
complexity to the fabrication process, other steps that are needed to complete a
three phase device can be eliminated. Additionally, the two phase device is
simpler to operate because only two clock waveforms are required, and they

need not overlap or have specially designed fall times (drop clocks [75]).These
simplifications also make the two phase device more amicable from a systems
standpoint.

3.1.I .3

Signal Charge Input

The charge input to a CCD that is used in an optical imager is generally
due to optically generated carriers collected at the most positive potential of
each stage. For purposes of electrical characterization and other early
applications of CCD circuits (delay lines, signal processing, memories, letc.),
controlled electrical injection of charge is necessary. Modern imagers can
actually utilize electrical injection of background charge (called the fat z:ero) to
reduce effects of trapping and increase transfer efficiencies [73].Charge
injection is realized quite easily in the buried channel device with an ohmic
contact to the channel. Two input gates, whose voltages are controlled
separately from the phase clocks, are used to control the size of the charge
packet.
Consider the input configuration shown in Fig. 3.5.The connection to the
channel at VS is usually facilitated by a shallow n+ region under the contact. An
input voltage Vin is connected between the two input gates such that V G is~
always more positive than V G (here
~
Vin is assumed positive). Then V C ; ~
can be
dc-biased to obtain a desired constant value of channel potential, ( b m j n ~ 1 .
Before any charge is input to the well under V G ~the
, source is biased to a
rests iat its
potential higher than (bminG1. During the half clock period that
lower value, the source voltage is pulsed to a value lower than (bminG1. At this
point, the source voltage effectively sets the channel potential under both input
gates by filling the whole region with electrons. Care must be taken to avoid
redl~cingVs below the channel potential set by
so as to not inject charge
directly into the CCD proper. When the source bias returns back to its original
value, the excess charge residing under the input gates spills back into the
contact. A certain amount of charge will remain under V(32 due to the barrier
caused by a less positive V G ~and
, the channel potential under both input gates
will be identical. Hence, this method is known as the potential equilibration

Si02
n-channel
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Figure 3.5
Electrical injection of charge by the potential equilibration or
"fill and spill" method.

method, and the magnitude of the charge input is directly metered by the input
voltage.
In a surface channel CCD, the metered charge is directly proportional to

Vin [52].Unfortunately, the charge to gate voltage relationship for the BCCD is
non-linear because (a) the charge packet is spread over an undepleted portion
of the channel and (b) the effective distance between the charge and the
The issue of charge capacity of
manipulating gate voltage is not a constant [67].
the BCCD is discussed in a later section of this thesis after the development of a
few important equations.

3.1 .I.4

Charge Readout

The output configuration of a CCD plays an important role in interpreting
the size of a charge packet that has been transferred along the device. One of
the easiest readout schemes to implement is shown in Fig. 3.6. It involves an
output reset transistor coupled to the last stage of the CCD via a transfer gate,
VOG. The floating n+ source basically acts as a capacitor that can be reset to a
positive potenZial prior to receiving the signal charge QN (C). After potential
equilibration to the adjacent channel under the reset gate VRG,the floating
region is decoupled from the reset drain by turning off the reset transistor. Next,
the electrons are released into the floating node by the output gate, which
reduces the preset potential by a voltage that is proportional to the charge
magnitude and the total capacitance of the output node,

Typically, the total output capacitance is comprised of the overlapping
capacitances of the output and reset gates, the n+p junction depletion
capacitance, and the input capacitance of ,the amplifier used to detect AV. For a
modest value of signal charge 9 (1XI
O1 l ) Clcm*, a conservative CCD gate area
of 20x100 pm, and an achievable value of 0.6 pF for Coutl the voltage swing is
about 0.53 V. Strictly, the relationship between charge and voltage swing is not
linear due to the voltage dependence of junction capacitance in Gout, but Eq.
(3.2) is still useful as a rough guideline when designing the output circuit. A
more exact relationship is used in Chapter 4 for interpretation of CCD output
signals.
Two stringent requirements are placed on ,the method of measuring the
voltage swing of the floating node. First, the input impedance of the circuit must
be high enough so that the preset potential does not decay to ground. Also, the
input capacitance of the amplifier must not add significantly to the value of Gout.
In an experimental arrangement, measuring AV by directly probing to the n+
output node can add a significant shunt capacitance to Coutdue to cabling and
the instrument.

.. ..

. .. .

reset

1

Figure 3.6
Charge readout scheme at the end of a CCD transfer. The voltage swing AV is
proportional to the size of the charge packet. The gate of a MOSFET serves as a
high impedance, low capacitance connection to the output node.

A sensible arrangement to monitor the floating node is a connection to
the gate of a MOSFET that is monolithically integrated with the CCD. The gate
capacitance (plus any interconnect capacitance) can be limited to about 0.1 pF,
and the input impedance of an ideal MOSFET is infinite. The voltage swing of
the outpclt node is transferred directly to the gate of the MOSFET, modulating
the drain current according to the transconductance, gm. Addition of a load
resistor (which can be off-chip) in series with the integrated MOSFET completes
a simple source-follower buffer amplifier [76], which has a gain equal to
gmRL/(l+gmRL). The measured voltage swing at Vo is related directly to the
magnitude of the signal charge by

3.1.2 Standard Models, 1-D Depletion Approximation
Analytical relationships, including oxide thickness (to,), n-channel
thickness (x,), n-channel doping (No), and background p-layer doping (NA),
provide a useful way to generate design curves for the buried-channel structure
and predict operating voltages and charge capacity with good accuracy. Also,
when interpreting measurements of a device, the experimental dependence of
pinchoff voltage with respect to substrate bias is an excellent source of
information on the device structure, if used with an appropriate mathematical
model. In setting a basis for comparison to other models discussed later, the
depletion approximation is used below to derive a simple one dimensional (1D) model of the charge, electric field, and potential profiles for a BC structure.
Historically, the operational characteristics of the BCMOSFET have been
studied intensely since its introduction as a depletion load in NMOS logic
circuits [77]. Although complimentary MOS (CMOS) has largely replaced
depletion load NMOS technology in modern silicon VLSl circuits, the early
literature concerning the buried n-channel is still of importance to the buried
channel charge coupled device (BCCD), MESFETs and Schottky barrier CCDs
[78] (in the case of zero oxide thickness), and NMOS logic circuits in Sic [24],
where complimentary circuits are not presently realizable. Since the buried n-

channel devices were originally formed by ior~implantation of dotior atoms into
p-type material, exact expressions for the terminal characteristics of a device
with a Gaussian implanted profile were obtained [79]. Unfortunately, the
cumbersome results hindered physical interpretation of the model. A more
amenable formulation for the pinchoff voltage of an ion implanted channel was
derived by using a linearly graded distribution [80], but the analysis was limited
to the situation of a totally depleted channel and lacked information on the
spatial potential distribution in the presence of an arbitrary charge density in the
channel.
A more universal model resulted from a transformation of the Gaussian
shape to an equivalent box representation [81], 1821, allowing the device to be
viewed as a uniformly doped n-type MOS capacitor in series with an abrupt hlP
junction. The advantage of this model, when coupled with the depletion
approximation, is its relative simplicity. In order to better utilize the simpler
model, device researchers have even tailored multiple implants to make the
resulting profile as rectangular as possible [83], [84]. This gives ia great deal of
leverage to modeling the uniform implant profiles also used for the Sic CCDs.
Consider the vertical slice of the buried-channel MOS device in Figure
3.7 (a), which simply consists of an n-type region inserted between a thin
insulating layer of Si02 and p-type bulk with a junction at a distance xi from the
surface. The oxide thickness is t,,. Congruent with the operation of a CCD, the
substrate p-region is grounded, and no direct terminal connection to the
channel region is assumed. A top metal or polysilicon electrode controls the
gate voltage, VG. The analysis of this device is greatly simplified by making use
of the depletion approximation [85] and determining electrostatic fields and
potentials with the Poisson equation in I-D. The salient features of the
depletion approximation are included here for reference in a discussion of the
exact solution in a later section. 'The I - D picture is valid because the lateral
device dimensions are assumed much larger than the channel thickness,
reducing the contribution of any edge effects.

SiO,

n channel

D substrate

Figure 3.7
Representations of the 1-D space
charge, electric field, potential,
and energy band profiles in a
uniformly doped n-chiannel with
abrupt junction.

The net space charge density p (coulombs/cm~)at every point in the
semiconductor is equal to the imbalance between the free carriers and active
dopant atoms

where NB is the net active doping concentration at the point x. From
electrostatics, the Poisson equation gives that the Laplacian of potential is
proportional to space charge density. In one dimension,

where .so is the permittivity of free space and .sr is the relative permittivity of the
medium in which (3.3) is being solved. An exact solution of (3.3) inside a
semiconductor is quite involved (even for uniform dopings) since p and n in
(3.2) are exponential functions of potential, the unknown. The depletion
approximation is a set of assumptions applied to (3.2) to make the closed form
solution more tractable.
In the depletion approximation, carrier densities n and p are set equal to
zero wherever energy bands are bent away from the majority carrier band. This
leaves behind space charge equal to the net doping concentration, NB. At the
depletion edge, an abrupt transition to the neutral bulk defines a point at which
the electric field must go to zero (a useful boundary condition). Space charge
neutrality prevails in the bulk region because of a surplus of majority carriers,
and the energy bands are flat.
The key features of the depletion approximation are applied to the
uniform channel device and shown in Fig. 3.7 (b). The surface depletion region
extends to a distance W under the oxide-semiconductor interface. Also, the
natural depletion widths on either side of the junction are xn and xp, setting the
depletion edges at Xi-Xn and xj+xp, respectively. The neutral part of the channel,
which contains the mobile electrons, is confined between two opposing
depletion region edges. In this way, the structure is partitioned into regions with
different values for p(x) given in Table 3.1. Note from Fig. 3.7, terms ND and NA
now represent the net doping concentrations in the n-channel and p-bulk,

Table 3.1
Space charge regions of the buried channel MOS structure in the depletion
approximation. ND is the net donor concentration in the n-layer, and NA is the net
acceptor concentration in the p-bulk. An effective fixed oxide charge is included.

respectively. This is a useful distinction because doping values extracted by the
differential C-V method always represent net concentrations.
In order to make the ensuing derivation more general, an effective
interfacial fixed oxide charge Q j (C/cm*) is included as a sheet charge at the
semiconductor-oxide interface. This charge will of course contribute to a net
flatband voltage shift, commonly defined in discussions of MOS physics [86].
The effective charge density is comprised of positive fixed charge Qf and net
surface state charge at the flatband condition QT
Iflatband, giving
Q; = Qf + QT
Iflatband
Now, the I - D Poisson equation in Eq. (3.3) can be solved within each of
the six regions to give an equation (or equations) for $(x). This is achieved
more easily by intermediately solving for electric field through Gauss' Law

and applying the appropriate boundary conditions

Kox and KSare the relative permittivitties for oxide and semiconductor,
respectively, and electric field has units of Vlcm. Also, E(0-) is referred to as

EOXand E(o+) is the surface electric field inside the semiconductor Es.
Equation (3.6a) is important when calculating the proper magnitude of electric
field in the oxide for a given gate bias. Condition (3.6b) is valid, assuming 'that
no significant amount of defect charge is present at 'the metallurgical junction.
Equation (3.6~)comes directly from the depletion approximation. A qualitative
graphical integration of the charge distribution in Fig. 3.7 (b) yields the electric
field profile shown in Fig 3.7 (c).
Next, the negative gradient of the potential is proportional to the electric
,field. Written in 1-0, that is

Again using a rough graphical interpretation, Eq. (3.7) yields the profile in Fig.
3.7 (d). Several key potential values are defined in this figure: #s is the s~~rface
potential at x=U+, $; is the total band bending within the surface depletion
region, and $min is the most positive potential in the n-channel. It may seen1
counter-intuitive to name the maximum potential in such a way, but this
nomenclature facilitates the discussions of CCD operation in later sections
because of the potential well analogy. The electrostatic potential must be
continuous, giving the following boundary conditions for application to (3.7):

Assuming there are no distributed charges within the oxide, the electric
field is a constant Eox By integrating (3.7) from the gate (x =-tux ) to an arbitrary
point x within the oxide, we have

The result is a linearly varying potential within the oxide

where $G is the electrostatic potential in the gate.
The uniform doping assumption gives that the space charge in a depletion
region is a constant. Applying this to Gauss' Law in the surface depletion
region

produces a linearly varying electric field described by
E ( O c x < W ) = --qN0 (W - x ) .
Ks~o
Again, the potential variation is found as in (3.9)

giving a quadratic expression in x as
~ ( o < ~ I w ) = ~ , , - , ~ ,q- - N ~( W - x12,
2Ks~o
which is a well known result of the depletion approximation and uniform doping.
Similarly, E(x) and e(x) are found throughout the remainder of the structure, and
,the results are summarized:

From the boundary conditions at

9 the junction depletion widths are found as

Finding an expression for W involves the physics of an MOS structure [87],
including interfacial charge and metal-semiconductor workfunction differences.
Consider the energy band diagram shown in Fig 3.7 (e), which can be inferred
from the shape of the potential distribution. The workfunction differences are
grossly represented by step offsets in allowable energy levels. Here, X' (eV) is
the conduction band offset between oxide and semiconductor, and @M (eV) is
the offset between metal and oxide. Summing the energies through the whole
structure gives a consistent picture of how these surface features are
incorporated into the model,

where Vbj is the built-in potential and AVox is the potential drop across the
insulator, and (Ec - E F ) is taken in the neutral channel. By making use of Eqs.
(3.6a), (3.1 O), (3.1 2) and (3.1 4) and defining the metal-semiconductor
workfunction difference as

Eq. (3.1 7) is rewritten to include all factors of W,

where tAx = (KS / Kox)tox, and $MS is specified in volts. Finally, the sought
expression for surface depletion width is extracted from (3.19) as

The two MOS non-idealities in the braces in (3.19) are written into a
single term VFB, which is the flatband voltage of the n-type MOS structure with
respect to the electron quasi-Fermi level in the channel FN. However, VFB is not
the flatband voltage for the entire buried-channel structure in Fig. 3.7. 1-0
achieve flatbands at the n-type surface (i.e., W=O) when the p-type substrate is
the reference, the applied gate voltage must be equal to VFB +($min -Vbi), which
can be written as an equivalent flatband voltage for the buried-channel
structure,

Referring to the band diagram in Fig. 3.7 (e), the channel voltage Vch is defined
as the reverse bias on the PN junction corresponding to a $min greater than Vbi.
The relationship in (3.21) is experimentally observed with the C-V measurement
of the BGCD [54], [84] because the channel voltage can be arbitrarily set via the
ohmic contact at the drain.
At this point, it is easy to find an expression for the resultant electrostatic
potential at the gate, $G. Summing potentials in Fig. 3.7 (d) gives the relation,

which is similar in form to Eq. (3.1 7). By substituting (3.20) into the expressions
for AVox and $; and simplifying, $G can be shown to be

'This result can be justified by realizing a simple fact from solid-state theory [2]:
the total change in electrostatic potential across the device is equivalent to the

electrochemical poter~tialdifference (VG) rrlinus the net change in chemical
potential. Contact potentials (@MSand Vbj) are due to differing chemical
potentials between materials. The term @Ghas been widely misinterpreted as
VG -.VFB 1551, [881.
The previous exercise of deriving Eqs. (3.1 O), (3.12), (3.14)-(3.16), and
(3.20) is instrumental in visualizing how the field and potential profiles in Fig.
3.7 arise, but an example profile from a real device cannot be calculated unless
both a gate voltage and channel potential are know~i.This is practical when
modeling the buried channel MOSFET, as stated before, because the channel
potential is fixed. On the other hand, the channel under any given phase along
the CCD (except possibly near the input or output) is truly floating, and @,in
cannot be directly controlled. However, it can be manipulated by the gate
voltage through the field effect. So, a relationship between @,in
a~ndVG is
required to complete the above set of equations.
A typical approach is to assume the channel to be fully depleted [66], [89]
by writing W+xn =xj and algebraically solving for
as a functiorl of VG. Given
icurve for a channel without any
that, one can calculate an expected VG vs. @,n
charge, as was done for the Sic BGCD in Section 2.2.2.1.
Unfortunately, this method lacks generality [78] because of the fully
depleted channel assumption. It will be shown in a later section ,that channel
potential is also a strong function of the charge, so a relationship amongst the
tripllet {Qn, @,in
VG
, ) is more useful for determining clocking voltages and
modeling charge transfer. Although the nature of charge storage is different for
the surface channel device, a similar three-way relationship is used for
describing the SCCD [52]: given two of the three variables in .the set, it is
always possible to determine a value for the third.
Fortunately, only a slight modification is needed to find the expanded
relationship. When a portion of the channel is undepleted (i.e., charge is
present), the arbitrary charge is included by writing

where Qn (C/cm2) is defined as negative. By substituting the newfound
expressions for Wand Xn from Eqs. (3.16) and (3.20), one can firrd the
expression for channel potential that depends on VG and Q,

where the terms V1 and V2 are defined as

to make the notation more concise. The influence of the charge comes through
the xj ternis in Eqs, (3.26). In the analysis of a particular device, it is also useful
to have the "reciprocal" versions of (3.25), which are repeated here for
convenience. For instance, the gate voltage needed to hold a particular charge
packet size at a given channel potential is calculated via

Alternately, the amount of the charge at a certain gate bias and a known
channel potential can be found with the relation

Finally, a complete set of equations is available to find the 1-D field and
potential profiles quantitatively for the uniformly doped device as in Fig. 3.7.
Figure 3.8 shows a sample calculation of the poter~tialprofiles of a silicon
carbide buried n-channel device with physical parameters: ND=6x1016 cm-3,
NA=lXI
O1 cm-3, fox =I000 A, xi =5000 A, VFB =O V. In this example, the gate
voltage is held at a constant 5 V, while different values of charge are present in
the channel. Many features of device operation can be obtained from this
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Figure 3.8
Sample calculation of the potential variation under the gate of a buried
channel structure with a constant gate voltage VG =5 V and varying well
charge. Device parameters are: N~ =1 .6x1016~ m -N*~ =I
, xl 016 cm3, t,,
=I000 A, and x. -5000 A. Other parameters assumed are: T=296 K, ni
=I.66x10-~
cmmQ& =O V. The varying amount of charge demonstrates
how strongly $min can change.

sirr~plecurve family. One can see that addition of negative electronic charge
uncler a CCD phase reduces the positive potential in the channel. Plotting the
profiles with positive potential downwards lends to the analogy of a well being
"filled" with electrons.
Also, the charge packet tends to spread towards the interface as the
number of electrons increases. This is in contrast to the SCCD, here the
charge resides in a thin layer at the interface. If charge continue!; to dump into
the well (from an adjacent well or via electron-hole pair generation), then the
surface depletion region goes to zero and charges are no longer confined from
the surface. This "saturation of charge" is undesirable, of course, because of
the potentially destructive interaction with surface states and reduced mobility of
carriers near the interface [53].Hence, the concept of a maximum charge
packet size QnSmax
(CIcm2) must be included when designing device
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Figure 3.9
Sample calculation of the potential variation under the gate of a buried
channel structure with a constant charge Qn I(-q )=1.2x1 012 cm'* and
varying gate voltage. Device parameters are: Ng =I .6x1 o1 ~ m -NA
~ ,
- 1 ~ 1 0 ~cm-3,
6
t,, =I000 A, and x- -5000 A. Other parameters assumed
are: T=296 K, ni = 1 . 6 6 ~ 1 0 C
- ~~ - ~ , - V F=O
B V. The different gate biases
change the channel potential accordingly, but also change the position of
the charge packet in the well.

parameters. In addition, the maximum allowable charge is gate voltage
dependent. This fact is not evident from the curves in Fig. 3.8, but will be
discussed in more detail in Section 3.2 during a discussion of other design
constraints.
Additional insight on device behavior can be derived from the plots of
Fig. 3.9. For the same device as in Fig. 3.8, curves are shown for a constant
charge of Qn I(-q )=I .2x1012 cm-2 and five different values of gate bias: -8.6, -5,
0, 5, and 10 V. The channel potential minimum is manipulated by the gate bias
according to Eq. (3.25), and the constant charge density (Qn) is reflected by the
constant width of the neutral, "flat" region on each curve. Note also, that a
change in gate voltage alters the position of the charge packet in the ct~annel,
such that the surface depletion width is reduced for higher gate bias. For this

reason a maximum gate voltage ,V
,G
,

must also be adopted to avoid

operating a particular device in a surface channel mode. An exact definition of
the maximum gate voltage will be defined in a later section, but a crude
expression can be taken directly from Eq. (3.20). For a particular channel
potential, the gate bias must not reach the equivalent flatband voltage: :v
defined in (3.21).
At the other extreme of VG, applying a more negative gate bias will
eventually reduce Vch to zero. This point constitutes another bias limit on the
device because any further negative gate voltage will tend to "forward bias" the
junction, resulting in loss of charge to the substrate. In this example, the gate
- ni$,~ =Vbi in
voltage -8.6 V was calculated by using Qn/(-q )=I .2x1012 ~ mar~d
Eq. (3.27).

3.2 Desian Considerations
The basic description of CCDs and detailed derivations of buried
channel MOS equations in the previous section yield a starting point for
designing a real device. In this section, specific limitations on device operation
are presented, including maximum charge capacity, maximum gate voltage,
oxide breakdown strength, and surface inversion. All of these must be
considered to fully understand the operation of a CCD and to choose the
physical parameters, layout scheme, and operating voltages.

3.2.1 Charge Capacity
The charge capacity of an n-channel BCCD is basically lirnited by the
maximum achievable width of the neutral bulk. Using this broad definition, the
maximum charge Qn,MAxis proportional to the junction depth millus an
equilibrium (zero bias) depletion width, Xno. This is obviously not a useful
definition for the CCD application because of the interaction of the charge
packet with the surface. In order to take fill1 advantage of bulk mobility and
minimize the s~.lrfacestate interaction, the charge packet must be confined from
the surface.

For this purpose, the surface band bending 0; can be visualized as a
barrier that prevents signal charge from reaching the surface, which should
always be larger than a certain critical value, @;;.min. In the literature, an
arbitrary value of IOkT/q has been widely used for design purposes [66].,[go].
This constraint alters the above definition of Qn,maXto be

where Wn,in is the surface depletion width corresponding to the minimurn
allowed surface barrier. We differentiate between Qn,MAx and Qnlmax because
the former is the peak value of the latter. Notice that the equilibrium n-side
depletion is not stipulated in Eq. (3.29), meaning that Qn,max is gate voltage
dependent. For a given gate voltage, the channel potential under the rrlaximum
charge condition is most easily calculated with a rearrangement of Eq. (3.19)

Again, the vertical potential profile is used in visualizing the three way
relationship, {Qn, emin, VG). For the example device of the previous section, six
profiles are plotted in Fig. 3.10, using gate voltages -10, -5, 0, 5, 10 and 15 V.
For each of the four lower curves, the channel potential is calculated by (3.30).
Subsequently, the maximum charge (allowed by the @&in constraint) is found
via Eqs. (3.1 6) and (3.29). Qualitatively, we can see that the n-side depletion
region increases with VG, and the surface depletion is constant, so that Qn,max
must decrease.
The two uppermost curves in Fig. 3.10 (-5 and -10 V) correspond to the
negative bias range where charge capacity is limited by injection to the
substrate. Here, we make the assumption that the NP junction cannot t>e
forward biased too strongly, so that @minremains in line with the built-in potential
for decreasing gate biases. The n-side depletion is constant at the equilibrium
value, while W must increase to compensate for the gate charge, resulting in a
narrower neutral channel.
Taking into account, then, the rules of charge confinement and charge
loss to the substrate, the locus of the charge capacity is calculated and depicted
in Fig. 3.1 1 for three different values of the surface barrier. The two regimes are
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"

-10 V, 1.04e12 cm-*

Sample calculation of the potential variation under the gate of a, buried
channel structure at the saturation charge. Device parameters are: ND
=1.6x1 o16 cm-3, NA =I x1 016 cm-3, tox =I000 A, and x. =5000 A. Other
parameters assumed are: T=296 K, ni =1.66~10-~
cmmd, VFB =O V. The
channel is in communication with the substrate for the two upper curves.
For the four lower curves, the charge is confined from the interface by the

OkTIq.
minimum allowed surface barrier, @i,min=l

clearly evident on either side of the peak value Qn,MAx, which is at the bias
point with the minimum allowed values of the opposing depletion regions, Wmin
and xno. Each curve is unique for a particular set of parameters (NA, ND,tox, xj,
etc.) and height of @;,mm.
Q n , ~ represents
~x
the maximum charge capacity of the bluried channel,
when special attention is paid to confine charge from the surface. During CCD
operation, however, the size of the charge packet is actually determined by the
lateral confinement of the adjacent phases as shown in Fig. 3.2 (b).

Figure 3.11
Variation of the saturation charge with respect to gate voltage for three
values of the surface barrier. The peak of each curve designates the charge
capacity of the well Q",MAx.

3.2.2 Maximum Gate Voltage
Just as the surface barrier requirement limits the charge (i.e., width of the
neutral relyion) at a specific gate bias, it is useful to realize the inverse
relationship when choosing clocking potentials. If a certain amount of charge is
to be contained in the channel without saturation, the maximum gate voltage
can be inferred from a plot similar to Fig. 3.11. Choosing an example of for
@i,min=lC I ~ Tand
/ ~ Qnl(-9 )=1.5x1012 cmQ, the gate voltage should not exceed
VG,MM =8 v.

3.2.3 Avoiding Weak Surface Inversion
In general, a lower limit on gate bias should be set in order to prevent
surface inversion. From the analysis of a simple p-channel MOS capacitor,
strong inversion is prevented at the surface as long as the intrinsic energy level
remains below the hole quasi-Fermi energy plus the background doping
parameter @fn,or Ejls C F P ,+@fn
~ . This criterion is used when designing
BCI\nOSFETs to ensure that the device can be turned off before inverting the
surface [55]. A more stringent rule of preventing weak inversion rnust be
applied to the Sic device because of the influence of surface states on stable
operation.
In a generic MOS device at any temperature, surface states above the
Fermi energy can be filled with electrons for a limited time period if (a) their
energy separation from the conduction band precludes thermal c?missionduring
the time period, or (b) no holes are present at the surface with which the
electrons can recombine. This fact is commonly overlooked in th~eliterature
when analyzing room-temperature CV curves on Sic MOS devices, due to the
wid,e bandgap and long emission times [49], [91]. Deep level trapping was
demonstrated with the operation of the buried-channel gated diode that was
presented in Chapter 2 (see Fig. 2.8). While sweeping the gate lbias negatively
frorn accumulation, deep level surface states pushed above the IZermilevel did
not change charge state until the arrival of holes at the surface a1 a very strong
negative bias. The large flatband shift due to the charge in the surface states
prevents a precise control of the channel potential, which is absolutely
necessary for CCD operation.
The strategy, then, is to prevent a significant number of holles from
reaching the surface at all. Referring to the band diagram in Fig. 3.7 (e), the
new condition requires that Ejls must remain below the hole quasi-Fermi
energy. Assuming that the surface hole concentration is in equilibrium with the
p-bulk due to the lateral connection, we can write that F P ,=EF,bu/k.
~
Consequently, the weak inversion constraint becomes Ei,S <EF1bu/k.Relating
this rule to the familiar definitions of the previous section, we fincl

where

Bfp is the bulk doping parameter. By algebraic manipulation of Eqs.

(3.19) and (3.20), the general expression for the surface potential (as defined in
Fig. 3.8 (d)) is

with the conventional abbreviation, Vo = KS~oqND
/cox2. Utilizing the criterion
in Eq. (3.31) with (3.32), one finds that the "threshold voltage" for weak inversion
as
depends cbn

The next section describes how to utilize Eq. (3.33) when choosing the
operating points of the CCD.

3.2.4 CCD Operating Domain
It is very difficult to assess the proper operation of a BCCD without
constructing a family of curves that incorporates the constraints in Sections
3.2.1 -3.2.:3 into the general models of Section 3.1. 'These factors and other
subtle points are culminated in the operating domain plot in Fig. 3.12 for the
sample device of previous sections (T =296 K, ND =6x1016 cm-3, NA= I ~ 1 0 1 6
cm-3, fox =I000 A, xj =5000 A, VFB =O V). The thin solid lines represent loci of
constant charge for the {Qn, #min, VG) relationships in Eqs. (3.24)-(3.28). The
gray shadled areas of the plot represent regions in which the device willl either
(a) dump signal charge to the substrate, (b) violate the condition of weak
inversion in Eq. (3.31), or (c) operate near the surface channel mode by
reducing the surface barrier below the specified @&in. For the given set of
parameters, the entire region above the Qn/(-q )=0 locus is not physically
attainable', so it is also shaded as a forbidden zone. The remaining clear region
defines th~esafe operation domain for the device.
The thick solid black line is defined by the special relationship in Eq.
(3.30), where the surface band bending is at its minimum allowed value. The
boundary specifies both Qn,maxand VGlmax. Each locus of constant charge
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Figure 3.12
~,
Operating domain plot for the sample device: ND =1 .6x10I6~ n n -NA
=1 x1 016~ m -tox
~ =I
, 000 A, xj =5000 A, T=296 K, nj =I .66x10-'~
~ m - ~ ,
VFB =O V. Clocking voltages and charge input should be controlled to limit
the device to the clear zone of the plot. Otherwise, there is a possibility of
weak inversion at the surface, charge injection to the substrate, or
interaction with the surface.

terminates at a point on this line, which designates VGlmax. Conversely, when
the gate is held at a certain bias, the addition of charge should be limited so as
to keep @minmore positive than the same line. At the gate voltage where this
VG,max line meets the constant Vbi line, both the surface depletion width and the
n-s.ide depletion width are at their minimum values, meaning; this point is
coincident with the maximum charge capacity,
(cf. Fig. 3.11).
In order to prevent the possibility of holes at the n-type surface, the CCD
must be kept out of the region labeled as weak inversion. The dashed line that
demarcates the boundary to this region is the threshold voltage VTi defined in
Eq. (3.33). The value of VTi calculated for n$
i,
= Vbi, specifying the term VTI , is
the most negative clock voltage that should be used, unless a lower charge
capacity is acceptable.

Fortunately, it is possible to design the BC device so that the operating
domain intersects little or none of the weak inversion regime. In most cases,
this can be achieved by a reduction in the junction depth, but no't without
sacrificing some of the charge capacity. Design curves presented in the next
section aid in device design by showing how Vp, VT~,and Q n , ~ ~ x v a with
ry
physical attributes such as tox, xi, No, and NA.

3.2.5 Design Curves for the Practical Sic BCCD
Design of a buried channel device can be expedited for Fypical
background dopings by examining design curves given in this section. Recall
that all of the equations in this chapter have been derived assuming a CCD
configuration, meaning the substrate is the reference terminal. 'The following
di:;cussion may not apply to design of the BCMOSFET, where the source is
typically the reference.

3.2.5.1 Electric field limitations
The maximum electric field of the buried-channel MOS structure is
present at the semiconductor-oxide surface when a large negative gate bias is
used to completely deplete the channel. Considering the relationship between
Ei9xandEsin Eq. (3.6), the field in the oxide will always have a larger
magnitude because of the ratio KsIKox. The presence of interface fixed charge
just serves to make Eoxmore negative. 'Therefore, the concern arises whether
a certain buried-channel design will have electric fields in the oxide that are
larger than the critical breakdown field of Si02. In order to demonstrate that the
oxide field is not an important design issue, oxide electric field ;it pinchoff is
plotted in Fig. 3.13 for practical values of junction depth and channel doping in
the Sic BCCD process. A typical oxide thickness of 700 A, p-layer doping of
1x1016 cm-3, T=296 K, and VFB=O V are assumed. The result shows that
electric field is well below the breakdown field of oxide (5-10 MV/cm) and is not
a limitation for device design.

Figure 3.13
Variation of the maximum electric field in the oxide for practical vialues of
junction depth and channel doping in the Sic BCCD process. PI typical
oxide thickness, p-layer doping, T=296 K, and VFB =O V are assumed. The
result shows that electric field is well below the breakdown field of oxide and
is not a limitation for device design.

3.2.5.2 Maximum charge capacity
It is important to make sure that a certain design has the dlesired charge
capacity, in order to be able to detect charge packets. Maximum charge
capacity as defined in Section 3.2.1 is plotted in Fig. 3.14 over the same
"palrameter space" as Fig. 3.13. There is, of course, a trade-off between
designing a less negative pinchoff and having sufficient Qn. Fig. 3.14 can be
used in conjunction with Fig. 3.15 (next section) to keep everything under
corisideration when setting-up the device.

A device designer may want to choose the parameters of his BCC;D
according 'to an operating voltage constraint imposed by the system desiign. In
this case, the two plots in Fig. 3.15 are useful. Values of pinchoff voltage are
using Qn=O and qmin=Vbi, and plotted for practical
calculated from Eq. (3.27),
values of junction depth and channel doping in the implanted channel process.
For reference, the threshold voltage for weak inversion VTI is plotted as i2
dashed line, showing that thinner or lower-doped n-channels have better
chance to pinchoff before inversion.

Figure 3.14
Variation of the charge capacity for practical values of junction depth and channel
doping in the Sic BCCD process. A typical oxide thickness, p-layer dopimg,
T=5!96 K, and VFB =O V are assumed. This plot must be used in conjunction with
Fig. 3.15 to analyze the tradeoff between a less negative Vpo and sufficient Q,,,.

Figure 3.15
Variation of the channel pinchoff voltage for practical values of junction depth and
channel doping in the SIC BCCD process. Typical oxide thicknesses, p-layer
doping, T=296 K, and VFB=O V are assumed.

CHAPTER 4

-

CCD FABRICATION AND CHARACTERIZATION

Considering the preliminary results of the implanted channel MOS
devices presented in Chapter 2, the fabrication and characterization of a linear
CCD was pursued. The device was based on a general textbook: example of a
foul- phase overlapping-gate CCD with electrical input and outpul:. Simpler,
more fundamental charge transfer devices were also investigated to
demonstrate the behavior of stored charge in a buried channel. Section 4.1
discusses the general fabrication process for the two CCD test chips that were
fab~ricated.The test device structures and their operation are outlined in
Section 4.2. Electrical measurements for non- charge transfer devices are
reported in Section 4.3, and the results are used to calculate the operating
domains for the CTDs. Next, Section 4.4 explains the electrical rneasurement of
the CTD and the verification of charge transfer in the buried channel. Section
4.5 describes the demonstration of the first Sic CCD shift register.

4.1 Sic CCD Fabrication
The many similarities that can be drawn between the Sic-,MOSsystem
and the early developments in the Si-MOS system have given irripetus for the
recent device research effort to duplicate MOS devices in Sic. Fortunately, the
experience of more than twenty years of CCD development can be exploited to
demonstrate the charge-coupled concept in SIC. In comparison,,however, the
MOS technology in Si was already quite mature during the first years of CCD
development [92], whereas many fabrication problems in Sic are still being
solved. The Sic CCD fabrication process reported below represents the
culmination of several iterations that aspired towards the best features of the
silicon process. An excellent summary of the various CCD techr~ologiesfrom a
historical basis has been given in Ref. [92] and will not be repeated here.
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Figure 4.1
Schematic outline of the BCCD process flow, including the conversion of polySi
to FOX and the overlapping-gate, dual level poly-Si steps. Note that the ga~te
oxid,es exposed during the patterning of gate 1 are not thinned appreciably.

4.1 .1 Process Flow
'The general process sequence for the SIC CCD is outlined at the mask
level in Table 4.1. The first three steps were taken from the first ECMOSFET run
reported in Chapter 2. Additional steps were added for the two level
overlapping gate process [93], and an interconnect level was facilitated with a
spiri on dielectric layer. A thick field oxide was achieved by depositing
polysilicon and patterning active area regions with dry etching. Subsequent
gate oxidatio~iwas sufficiently long to convert the entire thickness of polysilicon
to SO2. A similar method has been reported previously as Local Oxidation of
Polysilicon on Silicon (LOPOS) for device isolation [ I 081.
Like any MOS process in Si, special care was taken at every step to
avoid contamination of samples or equipment; especially prior to high
temperature processing. Processing tweezers and sample containers were
cleaned frequently between steps. Equipment, glassware, and tweezers were
only handled while wearing latex gloves.
The nine mask process is described pictorially in Fig. 4.1 with the cross
section of a fictitious overlapping-gate device. A run-sheet in Appendix I of this
thesis gives meticulous details of the CCD fabrication. The process started with
an appropriately doped p-epilayer of 6H-Sic grown 3-5 microns ithick onto a
highly doped p-substrate. Registration alignment marks (not shown) were
etched into the surface with reactive ion etching in SF6 at 100 mtc~rrand 100 W.
Selective implantations of nitrogen through thick metal masks were performed

Table 4.1
Outline of the BCCD fabrication process at the mask level. All mask polarities are
listed for use of positive photoresist.

in two successive lithography steps to form n+ and n-channel regions [8.4].
Desired iniplant profiles were calculated using empirical data reported t ~ y
Ahmed et al. [94]. 'The nitrogen atoms were activated in argon at 1500 OC for 12
minutes.
Next, a thin oxide was grown as a base layer for 2000 A of undoped
polysilicon. The polysilicon was patterned with dry etching, and the unclerlying
base oxide was etched away. A gate oxide of optimum quality was grown using
careful cleaning procedures and special loading techniques [13]. Then,
sarr~pleswere loaded immediately into an LPCVD furnace to avoid atmospheric
contamina,tion, and 4000-5000 A of polysilicon gate material was depo.;= ited at
620 OC and 150 mtorr. Doping of polysilicon was achieved with an arsenic
doped spi~n-oninsulator and a subsequent high temperature drive-in. To
complete llevel 5, gate 1 was patterned with either wet chemical (etchant given
in App. I) or dry reactive ion etching in SF6. 'The etches were carefully
calibrated to remove very little of the underlying gate oxide.
Narrow inter-electrode gaps are required for efficient charge transfer
between CXD phases because inter-electrode channel potentials cannot be
controlled for spacings greater than about 3 microns [66], especially if large
amounts of spurious charge exist in the oxide. For this reason, the overlapping
gate process was adapted. Polysilicon gate 1 was encapsulated by 0.1-0.2
microns of thermally grown oxide. Subsequently, metal or a 2nd polysilicon
layer was deposited and etched (mask 6) to overlap the 1st gate level, thus
forn-~ingthe 2nd level gate. In this manner, the inter-electrode spacing is fixed
by the thickness of the inter-gate oxide.
In a single mask step at level 7, windows were etched into the ox:ide, and
nickel ohmic contacts were defined by liftoff. The Ni was deposited to 5100 A by
e-beam evaporation. All of the critical gate regions were covered by a thick
layer of photoresist during evaporation.
At this point, the multiple layers of oxide and polysilicon on the wafer
backside were stripped by first protecting the frontside with photoresist and wet
etching. Then, 1000 A of platinum was sputter deposited for a backside contact.
Pt was chosen due to its high workfunction. The samples were then electrically
characterized to determine if the contacts were satisfactorily ohmic. Typically,
the Ni contacts to implanted n+ have been ohmic as deposited. However, even
large area backside contacts have shown Schottky-like behavior, which can

impede proper interpretation of high frequency CV characteristics'. If this was
the case, then the contacts were annealed at 900 "C for 2 minutes in N2.
'The final two photolithography steps were used for the interconnect of
alternating phases of the CCD. An undoped silicate glass was applied with a
spin-on technique and densified in N2 at 450 "C for 60 minutes. Vias were
patterned with mask level 8 by etching in buffered hydroflouric aciid (BHF).
Lastly, 5000 A of Al is blanket evaporated and etched to define the top pad and
interconnect metal.

4.1.2 Ion Implantation Profiles
Ion implantation has been designated as the method for selective
junction formation for planar circuits in Sic due to the high temperatures
req~~ired
for impurity diffusion [8]. As a result, a variety of atoms have been
implanted into 3C- and 6H-Sic to investigate the basic technology. Results
showed that p-type material implanted with nitrogen was converted to n-type for
as low as 750 "C, and most of the activation occurs
activation temperat~~res
within the first 2 minutes above 1000 OC [95]. Systematic studies of annealing
behavior showed full recrystallization of implanted areas above 1000 OC [96],
and n+ sheet resistances in 3C-Sic decreased monotonically for temperatures
up 'to 1600 OC [97], [98]. Implantation at elevated temperatures provided in situ
annealing and allowed lower activation temperatures, leading to the first
depletion and enhancement mode self-aligned MOSFETs in 3C-Sic [99].
Elevated temperature implantation was later validated in 6H-Sic with n+p
diodes [ I 001 and inversion channel MOSFETs [19].
Ion implantation was chosen over epitaxial growth [I011 as the method
for channel formation in this work in order to investigate a variety of doping
profiles. Therefore, an analysis of methods to predict irnplanted depth profiles
was necessary. Unfortunately, single energy implant profiles of atoms are
shallower and narrower in Sic as compared to Si [ I 021. Also, redistribution of
implanted atoms in Sic is assumed negligible during implant acl:ivation.
Therefore, multiple energyldose implants are required to achieve rectangular
channel profiles and junction depths that are practical for BCCD applications.
The device parameters in Section 3.2 are strongly related to channel doping

and depth, so a precise knowledge of the depth profile of implanted nitrlogen is
crucial to !:he electrical performance of the device.
The multiple implant profile of the Sic BCMOSFET in Chapter 2 was
calculated using fitted parameters from the widely used simulation program
TRIM [ I 031. The actual profile was never verified by physical characteri,zation,
but the extracted channel doping and depth were 60% higher and 30°'
shallower than predicted. This indicated perhaps that 'TRIM calculation:; were
not accurate.

4.1.2.1 Empirical depth-profile data
Recent results reported by Ahmed et al. [94] on ion implantation of N, Al,
B, and As into 6H-Sic allow for atomic profile calculations that are faster and
more accurate than typical Monte-Carlo calculations as in TRIM. In their
experiment, each atomic specie was implanted into samples of 6H-Sic for
several energies up to 300 keV, and the resultant profiles were measured with
secondaqr ion mass spectroscopy (SIMS). Then, each profile was fit to a
Pearson-IV frequency distribution by extracting the first four statistical rrloments
of the spatial profile: projected range (Rp), straggle (ARp or op), skewness (y),
and kurtosis ( p ) . Using simple Gaussian distributions cannot be accurate due
to ubiquitous channeling effects [ I 041. The reader is referred to Refs. [ I 051,
[ I 061 for the detailed equations required to reproduce a Pearson-IV distribution
from the flour moments. Each statistical moment was represented as an
empirical function of energy, so that implantation depth profiles could b'equickly
simulated. For reference, the equations are repeated in Table 4.2.

4.1.2.2 CCD n-channel calculations
Two CCD chips were fabricated (subsequently referred to as CC;D1 and
CCD2) in order to explore different channel profiles and further validate the use
of implantation in this process. The two channel profiles were formulated to
achieve approximate charge capacities of 1x1012 cma and 3-5x101 cm-2.
After determining the doping values of starting p-epilayers by differential-CV on

Table 4.2
Empirical equations describing ion implantation profiles for atoms irnpllanted into
6H-Sic, where E is energy in keV. The four statistical moments can be used to
predict an implant depth profile for the given atom specie at energies up to 300
keV. After [94].

Schottky contacts, the channel dopings and thicknesses were chosen using the
design criteria defined in Chapter 3. The target channel parameters were
chosen as (a) No1 = l ~ 1 0 1 7
cm-3 and Xj1=2000 A and (b) N g 2 =6x1016 cm-3 and
xj2=2200 A for CCDl and CCD*, respectively. The corresponding peak atomic
concentrations were chosen as Nol =1.2x1017 cm-3 and No2 =8r:1016 cm-3
because of background acceptor concentrations in the range 1.7-2.1 ~ 1 0 1 6
cm3. We have assumed that 100% of implanted nitrogen can be electrically
activated at these low concentrations.
The empirical equations from Table 4.2 and the analytical Pearson-IV
distribution equations were used to realize the desired rectangular profiles as
closely as possible. With the aid of the corrlputer program listed in Appendix II,
an iterative method was used to calculate the profiles shown in Fig. 4.2. The
atomic profiles are shifted negatively by 700 A to account for about 200 of
oxide screen layer and approximately 500 A of SIC consumed during
subsequent oxidations.

1000
Depth

2000

(A)

Figure 4.2
Buried channel profiles calculated for the two CCD samples in this work. The
profiles are estimated from a set of empirical implant equations reported in Ref.
[94]. The background acceptor doping concentration is demarcated by the
horizontal dashed line at 2x1016 ~ m - ~ .

Figure 4.3
Plan view of the CCD test chip.

4.2 Test Devices
In this section, the physical layout of an implanted channel four phase
CCD is described. This arrangement is chosen because of its simple
fabrication procedure, requiring only two gate levels and one interconnect
metallization. Additionally, it has the flexibility to be operated in the pseudo twophase configuration, which reduces the number and complexity of clock
waveform:^ without the additional fabrication steps normally required for twophase operation.
A plan view of the test chip designed for these experiments is shown in
occupies most of the area because of the large
Fig. 4.3. The CCD str~~cture
bonding pads required for testing the device. A variety of test structure.,=' were
included on the die to facilitate the types of measurements used in Chapter 2.
These diagnostic structures included MOSFETs and MOS-Cs for both gate
levels, transmission line resistors of Ni contacts to n+, Al and Ni Schottky
contacts tlo the p-epilayer, and various process testers. Additionally, a powerful
set of basic charge transfer devices (CTDs) were incorporated for characterizing
the charge transfer concept in the buried channel.

4.2.1 Charge Transfer Test Devices
The basic charge transfer device used in this experiment resembles the
output portion of a CCD as described in Section 3.1.l.
Figure 4.4 depicts the
layout of the largest CTD and labels all of the relevant design rules. The two
large area capacitor plates serve as electrodes that can store charge similar to
an oversized end stage of a linear shift register. The n-channel implanl: region
is 200 microns wide, and the length of each storage node (V1 and V2) i:s 100
microns. The output transfer gate is 20 microns long over the n-channel. The
gates adjacent to sourceldrain regions overlap the n+ implant and the 2nd level
polysilicon overlaps the 1st level gate. In both cases, a maximum overlap of 2
microns (corresponding to 2X the single level misalignment tolerance) is used
to minimize capacitance between electrodes and decrease the chance of
current leakage through the inter-electrode dielectric. The gates also extend
past the edge of the n-channel by 2 microns.
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Figure 4.4
Detail of the largest floating node CTD on the CCD test chip (not t'o scale).
Relevant design spacings are shown.

The n+ source and drain islands on this chip extend past the n-channel
by 4 microns on each side. Also, a minimum contact dimension ,of 16 x 16 pm
and a contact-to-gate spacing of 5 microns determined the minirnum allowable
length for the n+ regions between two gates. Since the capacita.nce should be
minimized due to charge sharing considerations, the area of the output diode
was chosen as 30 x 208 pm. The adjacent amplifier MOSFET (shown in Fig.
4.3) has a gate area of 4 x 54 pm.

Figure 4.5
Operation of a charge transfer test device. A well under V2 is purposely filled with
electrons and then isolated from the output by the transfer gate, VOG. At this
poimt, the device resembles an output stage of a linear CCD with charge in the last
stage. The floating node is reset and left floating before the charge Q ~ isJ
coupled into it. V1, VOG, and VRG are polysilicon level 1. V2 is polysilicon level 2.
An example set of clock waveforms for this device is shown.

The operation principle of the test CTD shown in Fig. 4.5 is just a
variation of the charge readout procedure discussed in Section 3.1.l.A well
under V 1 is purposely filled with electrons and then isolated from the output by
transfer gate, VOG. At this point, the floating node is reset by potential
eqi~ilibrationand left floating before the charge QN is coupled into it. The
charge magnitude can be measured by a change in output of the MOSFET
amplifier, Vo. This measurement is important in establishing that charge can be
injected (or not injected) into a potential well, stored, and subseqluently read out
anti detected with the source follower amplifier circuit.

4.2.2 Linear CCD Test Structure
A photomicrograph of a completed four phase Sic CCD is shown in Fig.
4.6. The device connections are labeled for pseudo-two phase operation. This
CCD is from one of the first processing iterations with aluminum 2nd level gates,

Figure 4.6
Photomicrograph (X200) of a completed Sic BCCD including top metallization.
The device connections are labeled for pseudo-two phase operation. This CCD
is from one of the first processing iterations with Al 2nd level gates, giving a good
visual contrast between barrier and well portions of each phase.

giving a high visual contrast between alternating electrodes. The n-channel is
100 microns wide and 540 microns long. Two 20 micron input gates are
positioned before 32 gates of the CCD proper. Half of the gates are 20 microns
long, while the rest are only 10 microns. This facilitates the pseudo-two phase
configuration by reducing the transfer length of each phase. A 20 micrc~nlong
output gate lies between the end stage and a 30 x 108 pm output diode, which
is connec1:eddirectly to the gate of an enhancement type MOSFET with
dimensions Z=56 pm and L =4 pm. The active area of the device ends 2
microns outside the n-channel, where the field oxide (FOX) region begins. A 10
micron wide guard ring fashioned from gate level 2 surrounds the entire device.
In the pseudo-two phase mode of operation, the adjacent gates of the
four phase CCD are paired as two half electrodes of a single phase. In this
configuration, the 32 gates become 8 stages (see Section 3.1.1.2). Potential
well asymmetry (PWA) is formed by applying a constant offset voltage Crdc
between the two half electrodes as shown in Fig. 4.7. The more positive side of
the phase! forms a well in the direction of charge transfer. In the design used

Figure 4.7
Configuration of a four phase CCD operated in the pseudo-two phase mode.

here, the well side of each phase is synonymous with polysilicon layer 2, and
the barrier is always under polysilicon layer 1. The pulse trains applied to the
twcl phases (@I and @2) have maximum and minimum values Vhi and Viol but
are 180" out of phase. Charge is moved along the device as shown in the
poter~tialminimum diagram in Fig. 4.7. For complete transfer, the barrier of the
receiving phase must be pushed below the well of the sending phase; in this
example, $b2 >$wI.
The three characteristic clocking voltages can be chosen from the
operating domain plot of a given device (Sect. 3.2.4). Fig. 3.12 is repeated in
Fig. 4.8, showing the method of determining Vl0, Vhi, and Vdc. For a charge
packet size of Q, /(-q) equal to 8x101 cma, the pseudo-two phase device can
be operated with Vl0=-5 V, Vhi=3 V, Vdc=7 V. A difference in flatt~andvoltages
under the two gate levels can be compensated with a different offset voltage by:
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Figure 4.8
An illustration of how to choose clocking voltages of a CCD for the pseudotwo phase mode of operation. The operating domain plot of Fig. 3.12 is
used as an example.

4.3 MOS Test Structures
The electrical characterization of the CCD wafers was divided into three
major parts, starting with measurements of the diagnostic MOS devices
described in this section. Then, the vital information was used to test the charge
transfer device (CTD) and demonstrate the CCD as described in Sections 4.4
and 4.5, respectively. All measurements were performed under probe t'est at
room temperature (296 K) in the dark. Although charge-transfer measurements
are only given for CCD1 in later sections, CV and IV measurements are
reported for both CCD1 and CCD2.

4.3.1 MOS Capacitor Results
A c:omparison of the oxide quality under both gate levels for CCD1 and
CCD2 began with simple high-frequency CV measurements of MOS-Cs over
the p-epilayer material. Initial results were discouraging because of the large
negative flatband voltage observed for polysilicon level 1 of both samples.
Typical values of VFBwere -15.5 V and -14.5 V for CCDl and CCD2,
respectivt?ly. Using a metal-semiconductor workfunction difference of -2.1 V for
n+ polysilicon on p-Sic, the effective fixed charge lies in the range 3.8 -.
4.1 XI
012 cm-2.
The results were poor despite the very careful procedures followed for
the gate oxidation of these samples. Further experiments to be discussed in
Chapter Ei have shown that the large fixed charge is attributed to any high
temperature processing step performed when the polysilicon gate is present.
This fact was not known during the doping process of polysilicon layer 1, and a
high drive-in temperature of 1050 "C was based on the product specifications of
the arsenic spin-on glass.
Fortunately, these undesirable effects were detected prior to deposition
and doping of polysilicon level 2 because of a process monitor sample. The
arsenic drive-in conditions were changed to 950 "C for 20 minutes to
ameliorate the oxides. Flatband voltages improved to -7 V for CCD1 and -6.5 V
for CCD2, yielding effective fixed charge values of 1.6~1012cm-2 and 1 5 x 1012
cm-2, respectively. The results for both gate levels are summarized in Table 4.3.

Table 4.3
Summarized results of MOS capacitors over the p-epilayers of CCDl and CCD2.
A #,of
-2.1 V is used to calculate effective fixed charge.

P O ~ Y - S ~tox (A)
CCD1
CCD2

V F B ~(V)

level 1

708

-15.5

level 2

645

-7.0

level 1

708

-14.5

level 2

650

-6.5

Qip/9

It is worthwhile to mention another processing difference between the
two sarr~ples(in addition to the differing channel profiles). The 1st level
polysilicon layer of CCD1 was wet-etched, while CCD2 was etched by RIE in
SF6. Both the etches were calibrated for high selectivity between polysilicon
and the underlying Si02, and only 50 - 60 A of Si02 was removed. Despite the
likelihood of plasma induced radiation damage in the exposed oxide [ I 071
during the RIE of sample 2, the fixed charge for both samples arc?similar. Any
pla.sma damage that may have beer1 incurred was either (a) "cured" or removed
during the subsequent thermal oxidation of the inter-gate dielectric, or (b)
insubstantial compared to other effects that determine Sic-MOS characteristics.

4.3.2 Buried-channel Gated Diodes
Following the CV measurement technique outlined in Section 2.2.2.1, the
MOS characteristics of the BCGDs were analyzed for the four gates (two gate
levels per CCD sample). 'The measurements were performed at 10 kHz due to
the large device areas and high series resistances at pinchoff.
Characteristic capacitance curves for the two gate levels on both chips
are shown in Fig. 4.9. The average channel doping concentrations for each
sample were extracted by differential CV methods. Representative values from
~
crn-3. These
several devices were No, =1.6x1017 cm-3 and N D =8.5x1016
values are not influenced by interface states because they are extracted from
the depletion portion of the CV characteristic. The "n-type" flatband voltages (for
zero diode bias) were found from the calculated flatband capacitance of each

curve. The results are summarized in Table 4.4, including effective fixecl charge
numbers.
A crude observation for the number of surface states under each !gate
can be made by relating the "p-type" effective fixed charge (Table 4.3) to the "ntype" fixed charge with

These are also listed in Table 4.4, showing that the higher surface state density
correlates with the higher 1050 OC drive-in temperature used for doping
polysilicon level 1. In silicon, such a large value of interface states woulld
preclude any reasonable attempt to operate a CCD. The silicon carbide buried
channel device can be operated with such a large value of NIT because the
deep levell interface states will not change charge at room temperature. Both
directional sweeps are shown in the CV curves of Fig. 4.9, but no surface state
hysteresis is observed.
Various values of pinchoff voltage were extracted from many devices,
including 1:he ones of Fig. 4.9, and were plotted in the two graphs in Fig. 4.10 (a)
and (b). The slight scatter in values is due to the variation over devices and to
the arbitrary graphical method of choosing Vp. A best fit value for junction depth
=Vch +Vbi) and the previously extracted
was founcl using Eq. (3.25) (recall
values of itox, NA, Vmn , and N o . The solid lines show the relationship for
junction depths xi, =la30 A and Xi* =2250 A, validating the use of the 1-D
channel model derived in Chapter 3.
Table 4.4
Summarized results of MOS capacitors over the n-channel regions of CCDl and
CCD2. A, , @
of 0.0 V is used to estimate effective fixed charge. The total
nunnber of interface traps NIT under each gate accounts for the difference
bet\~een
effective fixed charge over n- and p-type material.

P O ~ Y - S ~OX (A)
D

D

'

VFB, (V)

Qin/q (cm-2) NIT ( ~ m - ~ )

level 1

708

-5.0

1 .5x1012

level 1

708

-5.3

1.6~1012

level 2

650

0.6

-2.0~1011

2.6~10'12
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Figure 4.9
(a) and (b) BCGD capacitance measurements on both gates of CCD1.
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(c) and (d) BCGD capacitance measurements on both gates of CCD2.
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4.3.3 Buried-channel MOSFETs
Linear transistors were analyzed to find electron mobility values in each
of the implanted channels, which is important for estimating the speed
performance of the CCD shift register. Recall from Chapter 2 that the mobility
measurement is based on the influence of substrate bias on drain current in the
linear region, when Vos=O. Due to high series resistances in these CC;D
samples, 'the equation for calculating channel mobility must be modified as

----Pn

where O =,-/,.

~ID
dO

ND L

ND+NA (cf. Eq. 2.12),

(4.3)

and mobility is assumed constant over the gate voltage

range of interest. In (4.3), RS is the total drain to source series resistance. Plots
vs. 8 for CCD1 and CCD2 are shown in Fig. 4.11 (a) and (c). Series
of ID
resistance values for these MOSFETs were estimated at 3.9 kR with the
transmission line method. Corresponding mobility figures are calculated and
also plotted in Fig. 4.1 1, giving conservative estimates for channel electron
mobility for CCD1 and CCD2 as 200 cm2IVs and 240 cm2/Vs, re~pectiv~ely.

4.4 Charge Transfer Device Operation
An experiment was conducted to demonstrate basic charge transfer in
the implalited channel of CCD1. Speed of the output circuit was estimated by
observing the potential equilibration process in the reset transistor and by
measuring the rise time at the output of the source-follower amplifier. Also in
this section, influence of gate leakage and parasitic shunt leakage of the BC
transistor:^ are explained.
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(a) Drain current vs.
for a BCMOSFET on CCDl, gate 2. (b) Mobility
extracted using Rs =3.9 kn and Eq. (4.3).
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Figure 4.12
Transfer characteristic of the source follower amplifier attached at the
output node of the CTD. The MOSFET is integrated on-chip and the load
resistor is external. The gain is 0.5 over the input voltage range of interest.

4.4..1 Source Follower Buffer Amplifier
All of the amplifier MOSFETs on the chip were configured as surface
channel devices with a 4 micron gate length. Due to high series resistance and
poor surface conditions, the transconductances were quite low (!gm 0.4
mS/mm). According to Eq. (3.3),the load resistance can be arbiZrarily chosen to
increase the source follower gain towards unity. However, this also arbitrarily
reduces the bandwidth of the simple amplifier and increases the signal rise time
for a step input, so a tradeoff arises in this method of determining packet size.
The output transfer characteristic of the source follower circuit on the CTD
is shown in Fig. 4.12, using V D =5~ V and R ~ = 4 8
kR. The linear fit to the
measured points (open triangles) shows a linear response with ia 0.5 gain over
the input voltage range of interest. The output voltage is non-zero at zero VIN
due to a negative threshold voltage on these transistors. A simple speed
measurement was conducted by applying a square wave directly to the

-

amplifier input. Corresponding rise and fall times are on the order of 5 ps,
limiting the frequency of operation to below 100 kHz.

4.4.2 Characteristic Leakage Currents

In the operation of the CCD output circuit, the reset voltage of the floating
node is ideally determined by potential equilibration with the bottom of 'the well
under the reset gate VRG (see Figs. 3.6 and 4.5). In reality, the potential on the
floating node can be very hard to control if parasitic leakage currents are
present. generation currents that typically plague silicon CCD circuits are not
considered here because of the wide bandgap of Sic. Unfortunately, other
important leakage mechanisms were found on the CCD1 chip, including
parasitic :;urface channel conduction at n-channel edges and gate leakage. An
understanding of these undesirable effects is necessary to interpret CTD and
CCD results.

-15

-10

-5

Gate Voltage (V)

Figure 4.13
Drain current versus gate voltage on the reset transistor of CCD1, showing
parasitic leakage current for several values of VBS. Here, V D S = ~
V ~andl
ithe source is grounded.

The initial characterization of the CCD1 devices showed that the potential
of a floating output node could not be controlled by the reset gate, but tended to
drift towards the reset potential, VR. This indicated the existence of a leakage
path around the edges of the channel. A typical drain current measurement on
a reset transistor is displayed in Fig. 4.13, where the source is grounded,
VD:S=~
5 V, and the substrate bias is varied from -4 to -16 V. At the gate voltages
that the n-channel should be pinched-off, a residual current on the order of
micro-amps flows. This is exaggerated by the large VDS, but alternate
measurements with the drain bias at 50 mV showed leakages above 10 nA.
Plotting the current on a logarithmic scale shows how strongly th~eleakage
current depends on substrate bias and gate voltage.
A good understanding of how this leakage current affects the charge
readout can be found by actually measuring potential equilibration on a reset
tranisistor as shown in Fig. 4.14. A Keithley Model 610C electrorneter was used
in the high impedance mode to monitor voltage swings on the source while
various waveforms were applied to VRGand VR. According to the data given in
Fig. 4.10 for CCD1 polysilicon level 1, an electrode voltage of zero volts sets the
channel potential to approximately 10.5 V. This is demonstrated in Fig. 4.15 (a),
when the drain bias is pulsed above (more positive) than the reset channel
poitential. The source equilibrates to the channel potential in about 40 ps. This
slow response is attributed to the electrometer, since a step waveform applied
directly at the instrument produces nearly ,the same rise time (0-'100%). The
source voltage should remain pre-charged at this value until the drain is pulsed
back to the "fill" part of the cycle.

A7
Figure 4.14
Simple measurement configuration for observing potential equilibration on
the reset transistor. The source voltage is measured through a Keithley
610C electrometer, which has a high input impedance.

(b)
Figure 4.15
Potential equilibration of the floating output node as measured with a highimpedance voltage monitor. The shaded area is the point that Vs should settle,
which is the approximate channel potential under the reset gate for VRG=O.

Figure 4.15
Potential equilibration of the floating output node as measured with a highimpedance voltage monitor. The shaded area is the point that Vs should settle,
which is the approximate channel potential under the reset gate for VRG=O.

The influence of the source-to-drain leakage becomes evident by
reducing the pulse frequency and examining the response over a larger time
scale. After equilibration in Fig. 4.15 (b), the source only increases sliglhtly
during 400 ps. When the frequency is reduced again in Fig. 4.15 (c), it becomes
clearly evident that the source leaks towards the more positive drain bias. The
2 pF floating node changes roughly 1 V in 4 ms, showing that the leakage
current is on the order of 50 nA. 'The effect is further exaggerated in Fig. 4.15
(d), where the source finally reaches the drain bias in about 40 ms.

Figure 4.16
Potential equilibration of the floating output node as measured with a highimpedance voltage monitor, characterizing both types of leakage currents. 1-he
signal is drawn towards ground when the gate voltage is switched to a large
negative value, corresponding to a gate leakage component.

Many of the devices on this chip exhibited nano-amperes of gate leakage
when the gate bias was large and negative compared to the n+ islands. This
had an effect on the floating source that is opposite the source-to-drain leakage
as demorlstrated in Fig. 4.16. During the first 20 ms, the source nearly reached
VR as shown previously, but the trend actually reversed when the reset gate
voltage was stepped negative, indicating that electronic charge was leaking into
the floating node faster than parasitic drain current could remove it. The effect
was not as dramatic if the gate was switched to -5 V instead of -10 V.

4.4.3 Calculation of Charge on the Output Diode
The total output capacitance Gout is comprised of the variable diode
depletion capacitance and other stray capacitances that are constant, including
gate capacitance of the amplifier MOSFET and gate overlap capacitance to VRG
antl VOG. Considering the dimensions of the CTD in Fig. 4.4 anti an epilayer
doping concentration #A = I .7x1016 cm-3, Gout is calc~~lated
with respect to Vn+
antl plotted in Fig. 4.17 over the voltage range of interest. The stray
capacitance corrlponent of Gout totaled 0.21 pF.
The charge stored on a variable capacitance such as Gout must be
calculated by integrating the differential charge dQ =CdV. Using the depletion
approximation for a one sided abrupt n+p junction, the expression for the total
charge on the output node is written as

where An+ is the area of the Q+ diode, Vbi is the built-in potential, and Cw is the
stray capacitance. The total charge is also plotted in Fig. 4.17. When a step
change in diode potential is observed due to a charge leaving or entering the
node, we have

where A Vn+ =Va - Vb. Given the voltage swing AVn+, the corresponding signal
charge can be graphically calculated from Fig. 4.17 as

Note Va and Vb represent the voltage swing at the output node, not the output of
the buffer amplifier. For convenience in determining the charge directly from
output waveforms, the output voltage is labeled at the top of Fig. 4.17 according
to the transfer function of the source follower amplifier as measured in Fig. 4.12.

6

Output Voltage, V,
7
8

(volts)
9

Figure 4.17
Variable capacitance and output charge of the floating n+ island at the CTD
output. The stray capacitance CW is about 0.21 pF, the diode area is 30 x 208
pm.,and the p-side doping is 1 . 7 ~ 1 0~~ m - ~ .

4.4.4 Charge Transfer
The charge transfer concept was demonstrated in these devices (CCD1)
according to the experiment outlined in Section 4.2.1. The eight terminal
circuit^', i~ncludingthe backplane and amplifier MOSFET, was measured under
probe test. Drive waveforms and output were monitored and stored with a
Tektronix 11401 digitizing oscilloscope.
'The rectangular waveforms VR, VRG,and VOG were realized witti three
triggerable function generators on which the duty cycle, pulse magnitude, dc
offset voltage, and trigger delay were adjustable. A simple frequency divider
circuit was used to synchronize the waveforms. It was realized with an SN5473
four-bit binary counter configured to count continuously. The input master clock
at frequency f was supplied by a fourth function generator. The output gate

VOGsignal was triggered at f 14 and both the reset gate VRGand reset voltage
VR were triggered at f 18. The high and low values for these wav'eforms were
chosen with careful consideration of the operating domains of Fig. 4.18 (a) and
(b), which were calculated using the parameters extracted in Section 4.3. For
CCDl we have found: Na = I .7x1016 cm-3, No = I .6x1017 cm-3, xi = I 830 A, toxl
~ 7 0 A,
8 VFBl =-5 V, tox2=645 A, and VFBzn~ 0 . 5
V.
The operation of the CTD is shown with the waveforms in Fig. 4.19.
Electrode voltages V1 and V2 were held constant at -1 V and 8.5 V, respectively,
such that the channel under V1 did not receive charge and the sitorage region
under V2 was filled to its maximum capacity of 7.5~1011cm-2 at i3 channel
voltage of 10 V (see Fig. 4.18). At the point where VRGis clocked back to -1V,
the output voltage drops about 0.5 V due to capacitive coupling through the
overlapping gate.
The output voltage drops from 9.6 V to 7.2 V when the charge is coupled
back into the floatiqg node, corresponding to a swing on the output node from
15.2 V to 10.4 V, or AV,+ =4.8 V. The total amount of charge transferred into the
07) C, which is
floating node as calculated from Fig. 4.17 is QN =-q (2.25~1
eql-~ivalent
to a charge density of - q (1.12~1011)Clcm-2. Since this is only a
fraction of the total charge residing under V2, the storage region was not
connpletely drained by the preset voltage (16.5 V). This simply means that the
effective channel capacitance under V2 is much larger than Gout.
A variation in the output voltage swing was achieved in this
measurement by reducing the well depth in the channel under V2. A set of
outlput waveforms in Fig 4.20 demonstrate this effect. The same .AVOis
observed for all V2 biases above 6.5 V, but the signal changes d~ramaticallyas
the channel voltage moves closer to 10 V (V2=6.O and 5.5 V). Finally, we see
thait no change in output voltage is observed (except for the same capacitive
coupling) for V2c5.0 V. This corresponds to a channel voltage th'at is less than
10 'V, which is lower than the input pulse, meaning that no charge is stored.
A demonstration of charge sharing between the output node and the
channel under VOGis shown in Fig. 4.21. V2 is set at c5 V, so as to not receive
cha.rge. The voltage change observed when VOG"sloshes" char'ge
cor~respondsto a charge in the n-channel of about QN =-q (1.14~'107)C (or
2.85~1011cm-2) under the 20 x 200 pm output gate.
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Figure 4.18
Operating domain plots for both gate levels on CCDI. Relevant parameters were
extracted mostly from CV measurements of the buried-channel GCD in Fig. 4.9:
NA ==I . 7 ~016
1 ~ m -N~
~ =I
, . 6 ~ 1 0 " cmm3, = I830 A, o
t,
=708 A, VFBl =-5 V,
t O s = 6 4 5A, and VFBP =0.5 V.
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Figure 4.19
Demonstration of charge storage and transfer in a Sic buried-channel charge
transfer device. The principle of this measurement is shown in Fig. 4.5.
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Figure 4.20
A variation in output voltage swing of the CTD measurement for several biases on
the :storage node V2. The reset gate and output gate waveforms are exactly the
same as in Fig. 4.19.
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Figure 4.21
Demonstration of charge sharing between the output node and the channel
under VOG. V2 is set at <5 V, so as to not receive charge. The voltalge change
observed when VOG "sloshes" charge corresponds to a charge density in the nchannel of about 2 . 8 5 ~ 1 0~~m
~ -assuming
~ ,
VOG has an area of 20 x 208 pm.
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4.5 CCD Operation

4.5.1 Experimental Method
The linear CCD designed for this experiment is a thirteen terminal device
(Fig. 4.3), including substrate contact. In order to expedite device
characterization, however, three of these terminals were connected to other
parts of the CCD by on-chip metallization. At the expense of some flexibility in
charge input and output techniques, the input, output, and reset gates were tied
to 0 1 and 0 2 clocking voltages as shown in Fig. 4.22. This approach facilitated
probe testing and avoided extra complications involved with die saw-apart,
packaging, and bonding. Also, the number of required clock waveform.;< was
reduced.
The choice of clocking voltages was based solely on the operatirig
domain pl,otsin Fig. 4.18. The waveform voltages are listed in Table 4.5 with
the corres,pondingwell and barrier channel voltages (note: we intercha~ngethe
ternis "channel potential" and "char~nelvoltage" with $ = V + Vbi ). The e:<pected
charge packet size is q (5.4~1011)C/cm2, which is calculated by using tIq.
(3.28) with gate level 2 biased at Vlo+Vdc. Recall for the maximum charlge, the
channel potential in the storage area is equilibrated with the empty well of an
adjacent barrier as is depicted in Fig. 3.2 (b). Waveforms were suppliecl to the
chip by three function generators configured as in the CTD measurement. The
dc offset voltage was supplied for each phase by a simple voltage dividler
circuit.
Charge transfer was examined in three different frequency ranges. The
highest frequency was conservatively chosen as 34.5 kHz in order to avoid
being limited by the output amplifier. 'The reset voltage VR had a strong
influence on the precharge value of the floating node due to the leakage
mechanism demonstrated in Section 4.4.2. So, the charge transfer to be
described in the next section was measured for two different values of VR to
show its relevance.

Figure 4.22
Configuration of the Sic linear CCD for characterization. The two input gates, the
reset gate, and the output gate were tied to phases 1 and 2 as shown. Only a
constant amount of charge can be injected with this configuration, ancl there is a
possibility of charge sharing between the output node and the channel under
VOG-

Table 4.5
Sunimary of the clocking voltages used to drive the CCD (in volts). The numbers
correspond to V,l=O V , Vhi=4 V, and Vdc=8.5 V, and the charge packet size! is
q(5.4x101l ) c/cm2. The corresponding well and barrier channel voltages are
listed.

Two detrimental effects resulted from merging the input, output, and reset
gates with the CCD phases. These drawbacks must be considered when
interpreting the output signals of the device. First, since the input gates were
wired as an additional CCD phase, the input voltage Vi was fixed at Vdc, and the
size of the injected charge packet was constant; charge could either be injected
or excluded, depending on the input bias. This is acceptable, however, for
simple demonstration of charge transfer.
Second, proper interpretation of output voltage swing may be affected by
charge sharing with the channel under the output gate. By wiring the reset gate
to the @2 clocking potential, the maximum potential to which the floating node
can be precharged is the same as the adjacent well under VOG. It is obvious
from the diagram in Fig. 4.22 that output charge cannot be completely dlrawn out
of the channel, meaning that the output voltage swing cannot reflect the proper
magnitude of the signal charge.
The load resistor on the oi~tputamplifier was increased slightly to 51.8 kC2
for the CC:D measurement. The measured transfer characteristic is shown in
h capacitance and charge characteristics of the 30x108 pm
Fig. 4.22 \ ~ i t the
output floating node. The stray capacitance was about 0.22 pF. This figure was
used to graphically determine charge packet sizes directly from voltage swings
observed in the measurement.
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Figure 4.23
Transfer characteristic of the source follower amplifier at the output of the CCD1.
Variable capacitance and output charge of the floating n+ island at the CTD
output. The stray capacitance CW is about 0.22 pF, the diode area is 30 x 208
pm, and the p-side doping is 1 .7x10I6 cm9.

4.5.2 Results
A set of clocking waveforms and output voltage are shown in Fig. 4.24 for
no injection at the CCD input. According to Table 4.5, the bias pulse should be
less than 14 V in order to fill charge into the well of the first phase. The output
voltage rests at 11 V, corresponding to the reset voltage of 16.5 V. The parasitic
leakage at the reset transistor is strong enough to almost equilibrate V,.+ with
VR.
Charge transfer becomes evident in Fig. 4.25 for an input pulse low
enough to inject charge. 'The pulse width is only about 10 ps long and occurs
entirely within a half clock cycle that @2 is high, which is the only part of the
cycle that the CCD should receive charge. The output response is very subtle,
%reare
but it arrives after the proper number of clock cycles. For this device, th~,
34 gates of the CCD proper, giving 17 phases and 8.5 stages for the ps'eudotwo phase configuration. Unfortunately, the magnitude of the delayed signal is
much smaller than we might expect for a charge packet arriving at the 0.4 pF
(roughly) floating node. This has to be explained by: (a) the width of the pulse
is not long enough to "fill" charge completely into the CCD, or (b) leakage of
charge back into the source when its voltage is returned to its rest value of 20 V.
If the pulse is maintained for more than half the clock cycle, a much larger
signal is observed as seen in Fig. 4.26. Several charge packets arrive at the
output in response to injecting charge for two clock cycles. The floating node is
"charged" to a less positive potential by the two (or three) successive charge
packets. Izor the injection of charge over four clock cycles in Fig. 4.27, fiive
output pul.sesare seen. The charging seems to saturate somewhat at a.
minimum value around 10 V, corresponding to 14.2 V on the n+ node. Note that
V,+ is always more positive than the channel under VRG,meaning that the
floating node is never in communication with the reset diode through the nchannel. Rather, the parasitic leakage allows the output n+ to drift back toward
VR on the half cycle that @2 is high. This is in agreement with the current
measurement previously shown in Fig. 4.13, where the residual current was
strongly gate bias dependent.
Fig..4.27 shows that for a series of charge packets dumped onto the
output, the first few are consumed in "charging" the node to a less positive
potential. 'Therefore, the reset voltage was lowered to 15 V in order to rleduce

the amount of charging necessary. The two output waveforms in Fig. 4.28
contrast the effect of the reset voltage, and show that the magnitude of the first
charge packet is different for each condition. Again, we see charge output for
more cycles than the input charge was available at the input, indicating a
charge smearing effect [67]. The charge magnitude correspondi~ngto the
largest output voltage swing is about 3.86~106electrons, which corresponds to
O1 l ) Clcm*, assuming the storage region
a channel charge density of q (1.93~1
area as roughly equal to the size of the well electrode, 20 x 100 pm.
A representative output waveform for charge transfer at 17.2 kHz is
shown in Fig. 4.29, where the input pulse is available for eight clock cycles.
Charge smearing is present, but the output pulse magnitude does not saturate
riglit away due to the probable feedback of signal charge into the well of the last
CC:D phase. After the third cycle, the charge magnitude is large enough to
recluce the voltage on the output below 9.8 V. This breaches the channel
voltage under the output gate, which is at about 14 V, and part o,lf the signal
charge is shared. Furthermore, part of the charge under the output gate can
spill back into the CCD (and add to the next signal), when
returns to it's low
value. This is similar to the addition of superfluous charge at a C;CD input in the
diode cut-off technique.
Finally, the charge transfer is demonstrated for a step input over four
clock cycles at 5.5 kHz in Fig. 4.30. Also, the reset voltage is at the higher
value. Between transfers, the floating node leaks almost all the way to VR
before the arrival of the next clock transition. Comparing to the output waveform
for 34.5 kHz in Fig. 4.28, we see the magnitudes of the leading charge packets
are essentially the same. This may indicate that the behavior of charge transfer
along the CCD is relatively the same over the frequency range we are able to
probe, including charge smearing effects, but interpretation of the output pulse
traiins depends heavily on the output configuration. Unfortunately, this provides
a very inconsistent scenario to calculate and compare charge transfer
eff kciencies.

Figure 4.24
Sample waveform of CCD operation in the case of no charge injection. The cllock
frequency is 31 kHz, and the reset potential is 16.5 V.

Figure 4.25
Demonstration of charge transfer in the CCD where the input charge is available
for only one clock cycle. The clock frequency is 31 kHz, and the resel potential is
16.5 V. The response is very subtle, but arrives at the output after the proper
number of cycles.
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Figure 4.26
Charge transfer when the input charge is available for two clock cycles. The cl'ock
frequency is 31 kHz, and the reset potential is 16.5 V.

Figure 4.27
Charge transfer when the input charge is available for four clock cycles. The clock
frequency is 31 kHz, and the reset potential is 16.5 V. The first two packets are
"consumedn in charging up the floating node. An extra (5th) output pulse could
be due to charge smearing effects along the CCD channel.

Figure 4.28
Comparison of CCD outputs for different reset voltages 15 V and 16.5 V.
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Figure 4.29
Output pulse train for input charge of 8 cycles. The frequency is 1'7.2 kHz.

Figure 4.30
Den~onstrationof charge transfer at 5.5 kHz. The floating node leaks practically all
the \Nay to VR during the long half-clock cycle that @2 is high.

CHAPTER 5

- EPILOGUE

5.1 Recommendations for Future Work
The successful operation of the Sic buried-channel CCD in the last
chapter shows great promise for further development of a UV imager. However,
there are several issues that must be addressed in any future work with this
device. A number of these topics are outlined below.

5.1 .I Fabrication Items
Most of the difficulties encountered with the CCD characterization are
directly attributed to Sic process technology and can be especially related to
the poor oxide-semiconductor characteristics encountered. Any 'further work
involving Sic CCDs must have better MOS characteristics because the
observed high surface state densities make any long-term or elevatedterr~peraturestable operation unlikely. Information in Section 5.1 .I .I explains
thalt improved oxides are possible on Sic and can be adapted to a double-level
polysilicon process. Other pertinent issues regarding device isolation are
mentioned in Section 5.1.I.2.

5.1 ,,I.I Improved Sic - SiO2 interfaces
Monumental improvements in the quality of Sic-SiO2 interfaces have
been achieved recently [13]. Amicable surface state densities in the low 1011
cm-2eV-1 have been achieved on moderately doped p-type 6H-SliC, which is
more than an order of magnitude improvement over the results reported in this
thesis. Fixed charge values were also improved over previous n!sults [I091 to

0.9~10'2cmm2.These ameliorated interface characteristics were achieved by
using careful surface preparation and a special slow furnace loading technique.
Typically, the oxidations were performed in "wet" oxygen at 1150 OC for 4-4.5
hours ancl then followed by 30 minute Ar anneal. Aluminum gated MOScapacitors were used for all of these experiments.
These improved surface preparation and oxidation procedures were
used during the CCD processing, so equally good oxide interface qualities had
been expected. However, transferring the improved oxides to a polysilicon gate
process posed some difficulty. After the poor results for the oxides repclrted in
Chapter 4 were known, a side experiment was conducted to determine why 'the
polysilicorl gated devices had poor characteristics [ I 101, and what procedures
are necessary to improve them. The procedure and findings are summarized
as follows.
Three moderately doped (1 -2~1016cm-3) p-type Sic pieces were
prepared ,and oxidized with the aforementioned optimum procedures. 'To avoid
atmospheric contamination, two of the samples were immediately loaded from
the oxidation furnace into a horizontal hot-wall low pressure chemical vapor
deposition^ (LPCVD) reactor, and 4000 A of polysilicon was deposited at 150
mtorr and 620 OC. Al was evaporated onto the third sample from a resistively
heated alumina-lined tungsten boat.
Part of this experiment was to verify if the excessive 1050 OC dopant
drive-in anneal was the cause of poor oxide characteristics on the CCDs (see
App. I). Therefore, one of the polysilicon gated samples was stressed at 1050
OC for 10 ~ ~ ~ i n uint eargon
s
immediately after the polysilicon deposition. Then,
the polysilicon gated samples were doped using a phosphorus contamiinated
spin-on in:sulator. The phosphorus was diffused into the poly-Si at 900 OC in a
25%/75Ol0 N2/Ar ambient for 60 minutes. Finally, MOS capacitor gates were
patterned on all three samples and appropriately etched with RIE in SFe or wet
etching. l'he three oxides were characterized with high-frequency CV
measurements at room temperature, where photoexcitation was used to
populate interface states and determine rough N ~ ~ v a l u e s'T.he results are
summarized in Table 5.1.
The poly-gated devices that were not stressed have virtually the :same
characteristics as the Al gate control sample. -The results seen on the stressed
poly-gatecl sample confirm that the characteristics reported on gate level 1 of

Table 5.1
Interface characteristics from 6H-Sic MOS capacitors showing two significant
results: (1) polysilicon gate devices can be made with the same quality interfaces
achieved with Al gates, (2) higher temperatures used in the process after the
polysilicon gate deposition cause degradation of the Sic - Si02 interface.

I Qf (cma)

Al Gate
Control
8.4~1011

Poly-Si Gate
900 OC doping

1050 OC stress

9 . 7 ~ O1
1

the CCDs were due to the high temperature drive-in conditions. These are
significant results for the CCD process, showing that excellent quality interfaces
are possible under both gate levels as long as the processing te~mperaturesare
kept low subsequent to the deposition of polysilicon level 1.
A related experiment was conducted to determine if the irrrproved MOS
characteristics could be maintained through f1.1rther processing steps that are
neciessary to complete a Sic MOSFET. Transistors were fabricated with the
basic MOSFET process used in Section 2.2.1, including n+ sourceldraim
implantation, 1500 OC activation anneal in argon, nickel sourceldrain contacts,
platinum backside contact, 925 OC contact anneal in nitrogen, and gate oxide
amcl polysilicon gates processed with the optimized conditions above. The
results were unmistakably positive. Along with interface characteristics similar
to those in column 2 of Table 5.1, the inversion channel mobility was measured
at 411 cm*Ns on these carefully processed devices, which is a twofold
improvement over previously reported results in Section 2.2.1.2 [84]. Therefore,
the outlook is good for building another buried-channel CCD with agreeable
insi~latorand interface attributes.
It is unclear from these experiments at what temperature between 900
amcl 1050 OC does the degradation become significant. Further studies in this
are,a can be important to the development of a self-aligned technology in Sic.

5.1 .I.2 Elin- ina at ion of parasitic transistor leakage current
Obviously, the other most important problem to be addressed is the
leakage current observed on the transistors of the CCD samples (Sect. 4.4.2).
Not only did it make interpretation of the output waveforms more difficult, but this
type of leakage can also contribute to crosstalk amongst the potential wells
along the CCD. Whether this extraneous current can be attributed to (a,) strong
surface inversion in the area around the device or (b) to parasitic inversionchannel transistor action in the small n-channel edge region, it is a problem of
device isolation. In silicon monolithic circuit technology, deep-diffused p+
channel stop areas are used to prevent communication between isolated n+
islands. Fzormationof a heavily doped p+ chan-stop in Sic must be achieved by
ion implantation. Unfortunately, electrical activation of implanted acceptors (Al,
B) in Sic has proved to be spurious [ I 1 I ] , [ I 121, [ I 131. Some attempts at using
heavy Al implants have been successf~~l
[ I 141, but not consistently. This
technology may require more development.

5.1.2 Device Design Issues

5.1.2.1 Signal "breakthrough" at floating node outputs
The problem of capacitive coupling of the floating node to either VRG or
VOG clocking signals was experienced during CTD and CCD measurements. In
retrospect, this problem could have been eliminated by placing an extra DCbiased gate between the floating node and the reset gate. The output gate is
actually slupposed to perform this shielding function against signal
breakthrough from the last phase in the CCD, but the choice to measure the
CCD under probe test (with the n-~inimumnumber of cor~nections)precluded the
use of VOG in this manner.

transfer

s p

-,

Figure 5.1
Structure suitable for linear UV imaging. The photo-sites are chargeinduced field regions as described in Section 1.3. Photogenerated
electrons are collected under one of the CCD phases and shifted to an
output circuit.

5.1.2.2 Integration of UV photosensors with CCD readout

The schematic diagram in Fig. 5.1 represents a linear array of UV
sensitive photo-sites (only two elements are shown) with an adjacent pseudo
two-phase CCD for readout. This seems to be the most practical1arrangement
for the Sic imager in its next stage of development. During the integration
period, the transfer gate is biased high, and the signal charge is collected under
phase 2 in the CCD. Note that the phases are not being clocked at this time, but
are held constant with a2>@1.
When the signal packets are being shifted to the
output, the transfer gate is biased to disco~inectthe photo-sites from the CCD
phases. Since most gate materials absorb wavelengths below 400 nm, UV light
falling on the device during readout cannot distort or smear the s'ignal.
However, the entire area of the device (except for the integration areas) should
be shielded from light with a metal cap layer. This can prevent any unwanted
photogeneration of carriers at critical spots. For example, below bandgap light

should be precluded from the CCD shift register area to prevent photopopulation of interface states.
The problem remains of how to integrate the ungated photodiode
described in Section 1.3 with the implanted-channel CCD. Essentially, the part
of the imager circuit contair~ingthe shift register has to have an insulator with
optimal qualities, while the adjacent photosensitive "pixels" require oxides with
large amounts of fixed charge in order to have a "charge-induced" electric field
at the surface.
It may be possible using the information we have found on therrrlal stress
of polysilicon-covered oxides, which was discussed previously in this chapter.
'The results suggest that an extra polysilicon layer can be used to selectively
make a "c;rummy" oxide over the pixel areas, which is needed for the idea of
"charge-induced photocollection" introduced in Chapter 1. This extra poly-level
would be inserted into the process before level 5 (Table 4.1), patterned, and
etched to define the area of the UV photosensors. Before proceeding, lthe wafer
could be subjected to a short, high-temperature (1150 "C) oxidation, thiat would
damage olnly the selected areas. After the rest of the process, the dumrny
polysilicori can be etched away to form the ungated photosensor. This is, of
course, a very general idea, and much investigation is needed to deterrnine if it
is viable.

5.2 Conclusion
The work detailed in this thesis has laid the groundwork for further
development of a UV imager in silicon carbide. Successful demonstratiion of
charge transfer was achieved in a buried-channel CCD, despite many problems
imposed by non-optimal fabrication steps. Process technologies for SiC are
being improved at impressive rates and can contribute to future success of such
a compliciated MOS device, especially recent breakthroughs in thermal
oxidation techniques.
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- BCCD RUN SHEET

APPENDIX I

Table Al.1
Outline of the BCCD fabrication process at the mask level. All mask polarities are
listed for use of positive photoresist.

Fabrication Step Mask Polarity Process
1
2
3
4
5
6
7
8
9

Registration Etch
SID Implant Mask
Channel Implant Mask
GOX Area definition
Gate Level 1 definition
Gate Level 2 definition
S/D Contact Window
Dielectric, Via
Top Level Interconnect

darkfield
lightfield
lightfield
darkfield
lightfield
lightfield
darkfield
darkfield
lightfield

Al Wet Etch and Sic RIE
Ti/Au Liftoff
Ti/Au Liftoff
Poly-silicon Dry Etlch
Poly-silicon Wet or Dry Etch
Poly-silicon Wet or Dry Etch
Si02 Wet Etch and Ni Liftoff
Si02 Wet Etch and Al Liftoff
Al Etch

INITIAL MATERIAL CLEAN: samples cleaned of packaging contamination.
1.) SOLVENT CLEAN: use designated non-oxidation solvent beaker. r
5 minutes each: acetone, TCA, acetone, and methanol. DIW rinse . N2 dry.
Also, clean the tweezers and a pyrex Petri dish for handling of the 'clean" sample.
2.) PIRANHA CLEAN: use designated non-oxidation
H2SO4 beaker.
r
10 minutes in 1H202:l H2S04. DIW rinse . N2 dry.
3.) PIRANHA CLEAN: see step (2).
LWEL 1: ETCH REGISTRATION MARKS
4.)

PRE-OXIDATION CLEAN: use designated uoxidationclean" beakers.
SOLVENT CLEAN (see step 1)
PIRANHA CLEAN (see step 2)
r
BHF OXIDE ETCH: 10 minutes in BHF. DIW rinse . N2 dry.

5.) OXIDATION: wet 02, 1150 OC, 30 minutes; should yield about 200 A,.
6.)

Al EVAPORATION: NRC evaporator, 5V tap, A1203-W boat, three 0.5 cm bars of Al.
Clean boat, Al, and electrodes in solvents before loading.

7.) PRE-BAKE: 15 minutes @ 120 OC (inside the covered Petri dish). Cool to RT.
8.) HMDS TREATMENT: Place samples in uncovered Petri dish into the dessicator
containing the HMDS. Evacuate and wait 2-3 minutes before venting.
9.) APPLY POSITIVE PHOTORESIST: Shipley 1350JSF, 5500 RPM, 30 seconds.
10.) POST-BAKE: 12-15 minutes @ 85-90 "C (inside the covered Petri diish). Cool to RT.
11.) ALIGN and EXPOSE, LEVEL 1: KSMJB3, High Precision, 7.5 seconds, 23 mw/cm2.

Flush with deionized water and decant at least 10 times. Soak for 1 minute. Flush and dry.

12.) DEVELOP PHOTORESIST: Mix 5:1 DIW:AZ351 developer. Stir!
Dip sample for 15 seconds. Rinse under flowing DIW for 1 minute. N2 dry. Inspect.
13.) HARDBAKE: 15 minutes @ 120 OC (inside the covered Petri dish). Ccml to RT.
14.)

Al ETCH: Premixed 100H3P04:l OOH2C402:25HN03:25DIW. Etch sample at RT.
Shine light through the sample to know when Al is etched. DIW rinse*. N2 dry. Inspect.

15). STRIP PHOTORESIST: Soak in ACE, 2 minutes. Repeat.
Rinse in methanol 2 minutes. DIW rinse*. N2 dry.
16.) DRY ETCH SIC: PlasMa Technobgy RIE, (0.26)xlO sccm SFg, 100 W', 100 mTorr,
10 minutes. The low pressure causes more uniform etching with no micromasking!
17.) REMOVE Al & OXIDE: Use a Teflon beaker designated for stripping rrretals.
Soak in lHF:lHN03,10 minutes. DIW rinse*. N2 dry. Inspect. Repeat, if necessary.
LEVEL 2: SOURCUDRAIN SELECTIVE IMPLANTATlONi
n

18.) PRE-OXIDATION CLEAN: use designated 'oxidation clean beakers.
SOLVENT CLEAN (see step 1)
PIRANHA CLEAN (see step 2)
BHF OXIDE EFCH: 10 minutes in BHF. DIW rinse*. N2 dry.
19.) OXIDATION: wet 02,1150 OC, 60 minutes; should yield about 300 A.
20.) PRE-BAKE: 15 minutes @ 120 OC (inside the covered Petri dish). Colol to RT.
21.) HMDS TREATMENT: Place samples in uncovered Petri dish into the dessicator
containing the HMDS. Evacuate and wait 2-3 minutes before venting.
22.) APPLY POSITIVE PHOTORESIST: Shipley 1350JSF, 5500 RPM, 30 seconds.
23.) POST-BAKE: 12-15 minutes @ 85-90 OC (inside the covered Petri dish). Cool to RT.
24.) ALIGN and EXPOSE, LEVEL 2: KSMJB3, High Precision, 6.5 seconds, 23 mw/cm2.
25.) CHLOROBENZENE SOAK: Soak each sample in chlorobenzene for 15-17 minutes.
Remove and promptly blow dry. DO NOT RINSE SAMPLE WITH DIIY !!
26.) DEVELOP PHOTORESIST: Mix 5:l DIW:AZ351 developer. Stir!
Dip sample for 20-25 seconds. Rinse under flowing DIW for 1 minutle. N2 dry. Inspect.
DO NOT HARDBAKE A LIFTOFF PATTERN.
7 . TiAu EVAPORATION: Varian e-beam evaporator, 2E-7 Torr, 1000 A T i + 3000 A Au.
Perform the evaporation in steps to keep the pressure c 5E-6 Torr.
8.)

LIFOFF: Soak samples in ACE. Squirt ACE to remove unwanted metal.
Rinse under flowing DIW for 1 minute. N2 dry. Inspect. If unsuccessful, immerse
sample into a beaker of ACE that is being agitated in the ultrasonic c:leaner.

9 . ) ION IMPLANTATION, N+ SOURCVDRAIN: Leonard ~ r o k o ,snitrogen specie, 650 "C.
Calculate a multiple energyldose schedule for a rectangular profile.
0 . METAL MASK REMOVAL: use a designated Tefbn beaker for etching metals.
Soak in aqua regia, 1 HCI:lHN03,10 minutes. DIW rinse*. Leave sample in beaker.
Soak in piranha, 1 H202:H2S04,10 minutes. DIW rinse*. Leave sample in beaker.
Flush with deionized water and decant at least 10 times. Soak for 1 minute. Flush and dry.
i A, polysiliconimplant mask can also be used.
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I11.)

POST IMPLANT SURFACE CLEAN: use a designated Teflon beaker for etching metals.
Soak in 1HF:1HN03, 10 minutes. DIW rinse*. Repeat rinse. N2 dry.
Inspect - do not proceed until the whole sample has been cleared of residual metal.

LEVEL 3: BURIED NCHANNEL SELECTIVE IMPLANTATION AND
IMPLANT ACTIVATION ANNEAL
32.) PRE-OXIDATION CLEAN: use designated "oxidation clean" beakers..
SOLVENT CLEAN (see step 1)
PIRANHA CLEAN (see step 2)
BHF OXIDE ETCH: 10 minutes in BHF. DIW rinse . N2 dry.
t

33.) OXIDATION: wet 02, 1150 OC, 60 minutes; should yield about 300 A.
34.) PRE-BAKE: 15 minutes @ 120 OC (inside the covered Petri dish). Cool to RT.
35.) HMDS TREATMENT: Place samples in uncovered Petri dish into the ldessicator
containing the HMDS. Evacuate and wait 2-3 minutes before venting.
36.) APPLY POSITIVE PHOTORESIST: Shipley 1350JSF, 5500 RPM, 30 seconds.

37.) POST-BAKE: 12-15 minutes @ 85-90 OC (inside the covered Petri dish). Cool to RT
38.) ALIGN and EXPOSE, LEVEL 3: KSMJB3, High Precision, 6.5 seconds, 23 mw/crn2.

39.) CHLOROBENZENE SOAK: Soak each sample in chlorobenzene for 15-17 minutes.
Remove and promptly bbw dry. DO NOT RINSE SAMPLE WITH DIM/ !!

40.) DEVELOP PHOTORESIST: Mix 5:1 DIW:AZ351 developer. Stlr!
Dip sample for 20-25 seconds. Rinse under flowing DIW for 1 minut~e.N2 dry. Inspect.
DO NOT HARDBAKE A LIFTOFF PATTERN.
41.)

Ti/& EVAPORATION: Varian e-beam evaporator, 2E-7 Tom, 1000 A Ti + 3000 A Au.
Perform the evaporation in steps to keep the pressure < 5E-6 Tom.

42.) LIFTOFF: Soak samples in ACE. Squirt ACE to remove unwanted metal.
Rinse under flowing DIW for 1 minute. N2 dry. Inspect. If unsuccessful, immerse
sample into a beaker of ACE, which is being agitated in the ultrasonic cleaner.

43.) ION IMPLANTATION, N-CHANNEL: Leonard ~ r o k o ,snitrogen specie, 650 OC.
Calculate a multiple energyldose schedule for a rectangular profile.
444.) METAL MASK REMOVAL: use a designated Teflon beaker for etchirg metals.
Soak in aqua regia, 1 HCI:lHN03, 10 minutes. DIW rinse*. Leave sample in beaker.
Soak in piranha, 1 H202:H2S04, 10 minutes. DIW rinse*. Leave sa.mplein beaker.
45.) POST IMPLANT SURFACE CLEAN: use a designated Teflon beaker for etching metals.
Soak in 1HF:1HNO3, 10 minutes. DIW rinse*. Repeat rinse. N2 dry.
Inspect - do not proceed until the whole sample has been cleared 01: residual metal.
46.) IMPLANT ACTIVATION ANNEAL: Lindberg Tube Furnace, 1500 OC, 12 minutes.
Load into boat at end of furnace under a high Ar flow @ 900 OC. Flush for 10 minutes.
Push into center of heat zone, taking 4-5 minutes.
Ramp to 1500 "C @ 20 "Clminute. Wait 12 minutes. Ramp to 900 OC @ 20 "Clminute.
Pull to end of furnace, taking 4-5 minutes. Cool for 10 minutes. Un~bad.Inspect.

Flush with deionized water and decant at least 10 times. Soak for 1 minute. Flush and dry.
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47.) POST ACTIVATION CLEAN: use a designated Teflon beaker for etching metals.
Soak in 1HF:l HNO3,lO minutes. DIW rinse*. Repeat rinse. N2 dry.
Inspect - repeat if necessary.
LEVEL 4: ACTIVE AREA DEFINITION IN FIELD OXlDE
n

48.) PRE-OXIDATION CLEAN: use designated 'oxidation clean beakers.
SOLVENT CLEAN (see step 1)
PIRANHA CLEAN (see step 2)
BHF OXlDE ETCH: 10 minutes in BHF. DIW rinse*. N2 dry.
w

49.) RCA PRE-OXIDATION CLEAN: use designated 'RCA clean beakers.
50.) OXIDATION, FIELD OXlDE BASE: wet 02,1150 OC, 60 minutes; 30 minutes Ar anneal.
Slow load* . Wet 02,1150 OC, 60 minutes. 30 minutes Ar anneal. Slow pullSL
.
51.) LPCVD POLYSILICONFOR FIELD OXIDE: proceed immediately from (50).
Deposit 2000-2500 A of polysilicon, to be oxidized later to form the FOX.
52.) PRE-BAKE: 15 minutes @ 120 "C (inside the covered Petri dish). (3x11 to RT.
53.) HMDS TREATMENT: Place samples in uncovered Petri dish into the dessicator
containing the HMDS. Evacuate and wait 2-3 minutes before ventin~g.
54.) APPLY POSITIVE PHOTORESIST: Shipley 1350JSF, 5500 RPM, 30 seconds.
55.) POST-BAKE: 12-15 minutes @ 85-90 "C (inside the covered Petri disih). Cool to RT.
56.) ALIGN and EXPOSE, LEVEL 4: KSMJB3, High Precision, 7.5 seconds, 23 mw/crn2.
57.) DEVELOP PHOTORESIST: Mix 5:l DIW:AZ351 developer. Stir!
Dip sample for 15 seconds. Rinse under flowing DIW for 1 minute. FJ2 dry. Inspect.
518.) HARDBAKE: 15 minutes @ 120 OC (inside the covered Petri dish).

to RT.

519.) DRY ETCH POLYSILICON: PlasMa Technology RIE, (0.26)xlO sccm !SFg, 30 W,
320 mTorr. Turn power up to 30 W over 20 seconds, then etch for 20 seconds.
60.) OXlDE ETCH: remove the underlying oxide in the windows of polysilit~n.
Etch in BHF 60 seconds. DIW rinse . N2 dry. Inspect.
t

61.) STRIP PHOTORESIST: Soak in ACE, 2 minutes. Repeat.
Rinse in methanol 2 minutes. DIW rinse*. N2 dry.
LEVEL 5: GATE OXIDATION AND FIRST LEVEL GATE DEFINITION
n

62.) PRE-OXIDATION CLEAN: use designated 'oxidation clean beakers.
SOLVENT CLEAN (see step 1)
PIRANHA CLEAN (see step 2)
BHF OXlDE ETCH: 10 minutes in BHF. DIW rinse*. N2 dry.
n

63.) RCA PRE-OXIDATION CLEAN: use designated 'RCA clean beakers,.
64.) OXIDATION, GATE OXIDE: wet 02,1150 OC, 300 minutes; 30 minutes Ar anneal.
Slow load* . Wet 02, 1150 OC, 300 minutes. 30 minutes Ar anneal. Slow pullY .

-

*

L.oadat 800 OC in dry 02; switch to wet 02; after 15 minutes, ramp to temperature @ -15 "Clmin.
Ramp to 800 OC in Ar @ -10 "Clmin; use about 4-5 minutes to pull the sample out to RT.
Flush with deionized water and decant at least 10 times. Soak for 1 minute. I=lushand dry.

65.) LPCVD POLYSILICON GATES: proceed immediately from (64).
Deposit 4500-5000 A of polysilicon for the first level gate electrode.
66.) APPLY SPIN-ON DOPANT: Filmtronics As-353 SOD, thaw to RT before using.
A special Teflon chuck and Petri dish must be cleaned 2x with piranha before starting.
Begin to heat the very clean Petri dish on a hot-plate to about 150 OC;.
PIRANHA CLEAN SAMPLES (see step 2): grows a native oxide on poly surface.
Samples must be stored in a very clean Petri dish after this step.
SPIN: Attach very clean Teflon chuck to existing chuck. Spin 3000 RPM, 15 seconds.
CURE: Place sample into the Petri dish on the hot plate for 5-10 minutes.
67.) DRIVE-IN DOPANT: Use the furnace designated for dopant drive-in.
For 5000 A poly-Si, drive at 1050 "C for 60 minutes in a 25% 02,75'% N2 ambient.
Use very slow push and pull times of about 3-4 minutes each.
68.) OXIDE ETCH, REMOVE SOD: remove the SOD from the surface of polysilicon.
Etch in BHF 2-3 minutes. DIW rinse*. N2 dry. Inspect.
70.) PRE-BAKE: 15 minutes @ 120 "C (inside the covered Petri dish). Cool to RT.
7'1.)

HMDS TREATMENT: Place samples in uncovered Petri dish into the cdessicator
containing the HMDS. Evacuate and wait 2-3 minutes before venting.

72.) APPLY POSITIVE PHOTORESIST: Shipley 1350JSF, 5500 RPM, 30 seconds.
73.) POST-BAKE: 12-15 minutes @ 85-90 "C (inside the covered Petri dish). Cool to RT
74.) ALIGN and EXPOSE, LEVEL 5: KSMJBS, High Precision, 6.5 seconds, 23 m ~ l c d .
75.) DEVELOP PHOTORESIST: Mix 5:1 DIW:AZ351 developer. Stir!
Dip sample for 15 seconds. Rinse under flowing DIW for 1 minute. IU2 dry. Inspect.
76.) HARDBAKE: 15 minutes @ 120 "C (inside the covered Petri dish). 0301to RT.
77.) DRY ETCH POLYSILICON: PlasMaTechnology RIE, (0.26)xlO sccm SFg, 30 W,
320 mTorr. Turn power up to 30 W over 20 seconds, then etch for :20 seconds.
OR
WET ETCH POLYSILICON: Premixed 50HNQ:40DIW:3HF. Use magnetic stirrer.
Holding the sample with Teflon tweezers, dip into briskly stirring etcihant for 15-20s.
Rinse under flowing DIW for 1 minute. N2 dry. Inspect. Negative PR also works well.
Etch rates: 350-430 Als for polySi, 31 0 Almin for Si02.
7'8.) STRIP PHOTORESIST: Soak in ACE, 2 minutes. Repeat.
Rinse in methanol 2 minutes. DIW rinse*. N2 dry.
LEVEL 6: INTERGATE DIELECTRIC AND SECOND LEVEL GATE DEFINITION
9 . ) PRE-OXIDATION CLEAN: use designated moxidationclean" beakers.
SOLVENT CLEAN (see step 1)
PIRANHA CLEAN (see step 2)
80.) OXIDATION, INTERGATE DIELECTRIC: dry 02, 1000 OC, # minutes;
30 minutes Ar anneal. Modified Slow load! . Oxidize. Anneal. Slow pullY

Flush with deionized water and decant at least 10 times. Soak for 1 minute. Flush and dry.

7 L.oad at 800 "C in Ar; ramp to desired temperature @ -15 "Clmin.
Ramp to 800 "C in Ar @ -10 OCImin; use about 4-5 minutes to pull the sample out to RT.

LPCVD POLYSILICON GATES: proceed immediately from (80).
Deposit 4000-4500 A of polysilicon for the second level gate electrode.
APPLY SPIN-ON DOPANT: see step (66).
DRIVE-IN DOPANT: Use the furnace designated for dopant drive-in.
For 4000 A ply-Si, drive at 950 "C for 20 minutes in a 25% 02,75°/;3 N2 ambient.
OXIDE ETCH, REMOVE SOD: remove the SOD from the surface of ~mlysilicon.
Etch in BHF 2-3 minutes. DIW rinse* N2 dry. Inspect.
PRE-BAKE: 15 minutes @ 120 "C (inside the covered Petri dish). Cool to RT.
HMDS TREATMENT: Place samples in uncovered Petri dish into the dessicator
containing the HMDS. Evacuate and wait 2-3 minutes before venting.
APPLY POSIllVE PHOTORESIST: Shipley 1350JSF, 5500 RPM, 30 seconds.
POST-BAKE: 12-15 minutes @ 85-90 "C (inside the covered Petri dish). Cool to RT.
ALIGN and EXPOSE, LEVEL 5: KSMJB3, High Precision, 6.5 seconds, 23 mw/cm2.
DEVELOP PHOTORESIST: Mix 5:l DIW:AZ351 developer. Stlr!
Dip sample for 15 seconds. Rinse under flowing DIW for 1 minute. N2 dry. Inspect.
HARDBAKE: 15 minutes @ 120 OC (inside the covered Petri dish). Cool to RT.
DRY ETCH POLYSILICON: PlasMa Technology RIE, (0.26)xlO sccm SFg, 30 W,
320 mTorr. Turn power up to 30 W over 20 seconds, then etch for 20 seconds.
WET ETCH POLYSILICON: Premixed 50HN03:40DIW:3HF. Use magnetic stirrer.
Holding the sample with Teflon tweezers, dip into briskly stirring etchant for 15-20s.
Rinse under flowing DIW for 1 minute. N2 d Inspect. Negative PR also works well.
Etch rates: 350-430 krnin for ply-Si, 310 min for Si02.

t

STRIP PHOTORESIST: Soak in ACE, 2 minutes. Repeat.
Rinse in methanol 2 minutes. DIW rinse*. N2 dry.
LEiVEL 7: SOURCUDRAIN OXIDE WINDOW AND CONTACT DEPOSITION
*95.) PRE-BAKE: 15 minutes @ 120 "C (inside the covered Petri dish). Cool to RT.
96.) HMDS TREATMENT: Place samples in uncovered Petri dish into the dessicator
containing the HMDS. Evacuate and wait 2-3 minutes before venting.
97.) APPLY POSITIVE PHOTORESIST: Shipley 1350JSF, 5500 RPM, 30 seconds.
98.) POST-BAKE: 12-15 minutes @ 85-90 "C (inside the covered Petri dish). Cool to RT.
99.) ALIGN and EXPOSE, LEVEL 7: KSMJB3, High Precision, 7.5 seconds, 23 mw/cm2.
100.) DEVELOP PHOTORESIST: Mix 5:l DIW:AZ351 developer. Stlr!
Dip sample for 15 seconds. Rinse under flowing DIW for 1 minute. N2 dry. Inspect.
101 .) HARDBAKE: 15 minutes @ 120 "C (inside the covered Petri dish). C:ool to RT.
1 02.) OXIDE WINDOW ETCH: Dip sample in BHF for 120 seconds. DIW rinse*. N2 dry.
Inspect. Repeat for lower etch times until Sic surface is reached.

I-lush with deionized water and decant at least 10 times. Soak for 1 minute. Flush and dry.

103.)

Ni EVAPORATION: Varian e-beam evaporator, 2E-7 Torr, 500 A Ni.
Repeat step (102) with a 20 seconds dip and proceed immediately (do not inspect).
Load sample and pumpdown.

104.) LIFTOFF: Soak samples in ACE. Squirt ACE to remove unwanted metal.
Rinse under flowing DIW for 1 minute. N2 dry. Inspect.
105.) APPLY POSITIVE PHOTORESIST: Shipley 1350JSF, 5500 RPM, 30 seconds.
106.) HARDBAKE: 15 minutes @ 120 OC (inside a covered Petri dish). Cool to RT.
107.) ETCH BACKSIDE: Remove oxide and polysilicon layers with wet etching (see step 93).
108.) DEPOSIT BACKSIDE CONTACT: Sputter deposit 1000 A Pt.
109.) STRIP PHOTORESIST: Soak in ACE, 2 minutes. Repeat.

Rinse in methanol 2 minutes. DIW rinse*. N2 dry.
1 '1 0.) CONTACT ANNEAL: RTA 900 OC, 2 minutes, Ar ambient. No 0 2 should be present!
LE.VEL 8: INTERCONNECT DIELECTRIC AND VIA ETCH
111.) APPLY SOG INSULATOR: AccuGlass 311 SOG, thaw to RT before using.
A special Teflon chuck and Petri dish must be cleaned 2x with piranha before starting.
Begin to heat the very clean Petri dish on a hot-plate to about 150 "(2.
SOLVENT CLEAN SAMPLES (see step 1).
Samples must be stored in a very clean Petri dish after this step.
SPIN: Attach very clean Teflon chuck to existing chuck. Spin 3000 RPM, 15 seconds.
CURE: Place sample into the Petri dish on the hot plate for 5-10 minutes.
112.) CURE SOG INSULATOR: 450 OC, 60 minutes, N2 ambient.
1.13.) HMDS TREATMENT: Place samples in uncovered Petri dish into the dessicator
containing the HMDS. Evacuate and wait 2-3 minutes before venting.
114.) APPLY POSITIVE PHOTORESIST: Shipley 1350JSF, 5500 RPM, 31D seconds.
115.) POST-BAKE: 12-15 minutes @ 85-90 OC (inside the covered Petri dish). Cool to RT.
116.) ALIGN and EXPOSE, LEVEL 8: KSMJB3, High Precision, 7.5 secontls, 23 r n ~ l c r n ~ .
1 17.) DEVELOP PHOTORESIST: Mix 5:1 DIW:AZ351 developer. Stlr!
Dip sample for 15 seconds. Rinse under flowing DIW for 1 minute. IN2 dry. Inspect.
1 18.) HARDBAKE: 15 minutes @ 120 "C (inside the covered Petri dish). Cool to RT.
1 19.) OXIDE WINDOW ETCH: Dip sample in BHF for 120 seconds. DIW lime*. N2 dry.
Inspect. Repeat for lower etch times until polysiliin and Ni are reached.
120.) Al EVAPORATION: NRC evaporator, 5V tap, A1203-W boat, three 0.5 cm bars of Al.
Clean boat, Al, and electrodes in solvents before loading. Deposit only 1000-2000 A!
121.) LIFTOFF: Soak samples in ACE. Squirt ACE to remove unwanted metal.
Rinse under flowing DIW for 1 minute. N2 dry. Inspect.
LEVEL 9: INTERCONNECT DEPOSITION AND ETCH
1 22.) Al EVAPORATION: NRC evaporator, 5V tap, A1203-W boat, three 0.5 cm bars of Al.
Clean boat, Al, and electrodes in solvents before loading. Deposit only 4000-5000 A!

f=lushwith deionized water and decant at least 10 times. Soak for 1 minute. Flush and dry.

123.)

HMDS TREATMENT: Place samples in uncovered Petri dish into the tjessicator
containing the HMDS. Evacuate and wait 2-3 minutes before venting.

124.) APPLY POSITIVE PHOTORESIST: Shipley 1350JSF, 5500 RPM, 30 seconds.
125.) POST-BAKE: 12-15 minutes @ 85-90 "C (inside the covered Petri dish). Cool to RT.
1216.) ALIGN and EXPOSE, LEVEL 9: KSMJB3, High Precision, 6.5 seconcls, 23 mw/cm2.
127.) DEVELOP PHOTORESIST: Mix 5:1 DIW:AZ351 developer. Stir!
Dip sample for 15 seconds. Rinse under flowing DIW for 1 minute. N2 dry. Inspect.
128.) HARDBAKE: 15 minutes @ 120 "C (inside the covered Petri dish). Cool to RT.
Etch sample at RT.
129.) AI ETCH: Premixed 100H~P0~:100H~C~0~:25HN0~:25DIW.
Etch until Al is gone. DIW rinse*. N2 dry. Inspect.
130.) Al BACKSIDE DEPOSITION: An additional thick layer of metal can be deposited on the
backside. Follow any of the Al deposition steps.
131.) ELECTRICAL CHARACTERIZATION

F-lush with deionized water and decant at least 10 times. Soak for 1 minute. Flush and dry.

APPENDIX II

- PROGRAM LISTING FOR MULTIPLE IMPLANT
CALCULATIONS

# This is a maple function which will plot a profile of a multiply
# implanted ion into 6H-Sic. One simply has to call 'multi-implant1
# from within maple with the proper arguments. An example is:
#
# multi-implant ( [ [30,50,75], [2.2el1,2.4e11,2.6ell]], 'N',4Cl00,600, 'lin') ;
#

#
#
#
#
#
#
#
#
#
#
#
#
#
#

where the energies are in keV and doses are in atoms/cm*2.
Depending on the atomic specie identified in the seconcl argument,
a set of formulas will be used to calculate the four central moments
of the PearsonIV distribution that describes the profile. The data
used here are from emperical fits reported by T.W. Sign~on [941.
THESE DATA ARE ONLY QUALIFIED FOR ENERGIES LESS THAN 300 KEV!
The value of No, which is the peak value of a single distribution, is
calculated by normalizing the area under the curve to the dose, Q.
The second argument in call must have a value of ' B' , ' Al' , or 'N'
depending on the ion specie used for the simulation.
The third argument, d, just describes the depth of the window viewed
in this profile calculation. The number is given in Angstroms.
Argument four, tox, is just a horizontal shift of the whole
distribution corresponding to the thickness of the screen layer.

readlib ( ' In' ) : readlib ( ' evalf /int' ) :
mu:LtiTWS:=proc (eq,specie,d,tox,plotype)
depth:=d* 1.0;
EQ:=convert (eq,rnatrix);
npoints:=100;
x::=linalg
[vector] (npoints+l,i-> (i-1)*depth/npoints); #x-ilxis array
y::=linalg
[vector] (npoints+l,0);
#y-axis array
Nmsx:='Nmax' :
for i from 1 to linalg[coldiml (EQ)
do
:EG := EQ[l,i]*l.O;
Q := EQ[2, i];
if specie-' Al' then
cl:=15.8e-8:
m1:=0.945:
#Empirical eqns. for ,A1 ions into
c2:=19.8e-8:
m2:=0.699:
# Sic by T.W.Sigmon.
c3:=4.24:
c4:=0.682:
c5:=1.24;
c6:=0.0: c7:=70.09e-09: c8:=8.303e-06: c9:=7.404e-06:
c10:=119.5e+00;
elif specie='B' then
cl:=49.0e-8:
m1:=0.824:
#Empirical eqns. for B ions into
c2:=54.4e-8:
m2:=0.511:
# Sic by T.W.Sigmon.
c3:=2.47:
c4:=0.551:
c5:=1.35:
c6:xO.O: c7:=94.15e-09: c8:=6.687e-06: c9:=5.084e-06:
c10:=31.24e+00;

else
cl:=23.9e-8:
m1:=0.885:
#Empirical eqns. for N ions into
c2:=29.le-8:
m2:=0.552:
# Sic by T.W.Sigmon.
c3:=2.05:
c4:=0.533:
c5:=1.03:
c6:=79.54e-12: c7:=32.42e-09: c8:=5.001e-06: c9:=4.378'e-06:
c10:=23.54e+OO;
fi:
lip: =c 1*EG ml :
#calculate the moments
:sigma[p] : =c2*EGAm2:
gama:=c3-c4*ln (EG):
beta [O]:= (39*gaman2+48+6*(gamaA2+4)" (312)) / (32-gamaA2):
beta:=c5*beta [O] ;
" Q ' : =c6*~G*E~+c7
*~G+c8-c9*exp(-~G/c10)
;
#normalized area in (cm)
A

C:=l/ (2*(5*beta-6*gamaA2-9)) :
130:=-sigma [p]^2* (4*beta-3*gamaA2)*C:
131:~-gama*sigma[pl*(beta+3)*C:
Is2:=- (2fbeta-3*gaman2-6)*C:
# Using Pearson IV distribution;

m:=-1/2/b2:
r:=2* (m-1):
:n:=-r*bl/sqrt(4*bO*b2-bl*bl):
A:=m*r*bl/n:
:K:=tKt :
f :=x->K*(1+((x-Rp) /A-n/r)"2) "(-m) *exp(-n*arctan ( (x-Rp)/A-n/r)) :
f (Rp)=l:
#normalize PearsonIV curve.
K:=(solve(",K)) ;
No:=Q/'Q1' ;
#calculate peak from dose.
if No>Nmax or type (Nmax,name)=true then
Nmax:=No:
fi:
K: =K*No;
#normalize to peak value.
y :=linalg[vector] (npoints+l,i->f (x[il*le-8)+y [ill;
od;
x: =evalm(x-tox);
# format and plot the profile to the screen.
Title:=".specie.' -> SiC:\t[[':
for i from 1 to linalg [coldiml (EQ)-1 do
Title:=cat(Title,FFF(EQ[l,i],e,3), , . I ;
od :
~itle:=cat( ~ i t l e , F F w[l,linalg[coldim]
Q
(EQ)],e,3),* I, [ * ) :
for i from 1 to linalg [coldiml (EQ)-1 do
Title:=cat (Title,FFF(EQ[Z,iI,e,3), ,.) ;
od.
:
Title:=cat ( ~ i t l e , F ~ ~ ( E ~ [ 2 , l i n a l g [ c o(EQ)
ldh]
],e,3),'I] ,to:x =

.

.

' ,tox,' A ' ) ;

if plotype=' lin' then
plot(convert(zip ( <[a,b] 1 a,b>,x,y), list),'depth (A) '=-t0.x.-depth-tox,\
'N (l/cmA3)'=Nmax/le4. .2*Nmax,title=Title);
else
plots [logplot](convert(zip (<[a, b] l a,b>,x,y), list), 'dept.h (A)* = tcx..depth-to~,\
'N (l/cmn3)'=Nmax/le4..10*Nmax,title=Title,axes=n~~al);

fi;
end :
#
#--> FFF(z); convert an integer, float (complex) to Fortran E notation
#
# If x is Maple integer, float, complex integer or complex float,
# the result returned is a string in Fortran readable E notation.
# The output is normalized to contain one leading digit
# before the decimal point, but the number of significant digits

# can be specified in the third argument.
# If a single letter is given as a 2nd optional argument, it will
# be used instead of e (the default). 1.e. typically you will want to

pass
# D for double precision, and H for quadruple precision.
#
#
#
#
#
#
#
#

F'FF(0.0123) ;
F'FF(3.1+2.2*1) ;
E'FF (1.23,D);
F'FF(1.23,E);

'

'1.23e-2'
(3.1eOf2.2e0)
'
'1.23DO'
'1.23EO'

Author: MBM May/91; revised RKW Aug/92; revised STS Jan/94

FFF :- proc(f1
1oc:al mantissa,exponent,lettersrefix, iota;
if nargs = 1 then letter := 'e'
elif type (args[21,string) and length(args [21) = 1 then. letter
arcrs 12I
else ERROR('2nd argument must be a letter'
fi:
iota:=Digits:
if nargs = 3 then
if not type(args [31,integer) then
ERROR('3rd argument must be an integer')
else
iota:=args [31;
Digits:=iota;
f i;
fi;
if type(f,integer) then mantissa := f; exponent := 0
elif type (f,float) then
mantissa := op(1,evalf (round(f*lO^iota)/lO^iota));
exponent := op(2,evalf(round(f*lO"iota)/lO^iota));
elif type (f,complex(numeric) then
RETURN( cat( " (",
FFF(evalc(Re(f1),letter), " "
FFF (evalc(Im(f)) ,letter), ' ' ) ' ' ) )
else ERROR('integer, float or complex float expected')
fi;
I

if mantissa = 0 then prefix := ''0''
elif mantissa < 0 then prefix :=

" - ' I -

#

, mantissa := -mantissa

:=

else prefix
fi:

:=

'"I

# Normalize so that 1 digit appears before the decima:L point
if mantissa <> 0 then
exponent := exponent+length(mantissa)-1;
mantissa := ".mantissa; # convert to string
prefix := cat(prefix, substring(mantissa,1. -1)) ;
mantissa := substring(mantissa,2..length(mantissa));
fi;

if exponent>=4 then
cat(prefix, ' ' . '',mantissa, letter,exponent)
else
mantissa:=convert (evalf(round(f *lOAiota)/lOAiota),,string);
fi;
end:
type/complex' := proc (x,t)
type(x,t) or x=I or
type (x,' +' ) and nops(x) 32 and procname(op (1,x),t )
and procname(op(2,x),t) or
type(x,'*') and nops(x)=2 and type(op(l,x),t)
and op(2,x)=I
end:
'

